Ricoh R5C841 User Manual
RICOH COMPANY,LTD.
R5C841
PCI-CardBus/IEEE1394/SD Card
/MemoryStick/xD/ExpressCard
Data Sheet
REV. 1.10
12345
–REVISION HISTORY–
REVISION DATE COMMENTS
0.60 7/24/03 First Draft (described Overview, Block Diagram and Pin description only)
0.70 9/10/03 Addition of the regulator description (Spec 4) and the electrical characteristics
(Spec 5).
0.80 11/6/03 Change from NewCard to ExpressCard.
Mistakes in writing are corrected.
1.00 1/30/04 First Public Release
Mistakes in writing are corrected.
1.10 5/18/04 Changes in the chart of Global Reset Timing (Ch. 5.3.6).
Deletion of the 2.5V power supply support for the core logic.
RICOH COMPANY,LTD.
12345 2004 REV. 1.10
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
1 OVERVIEW
The R5C841 is a single chip solution offering five PCI functions (a PCI bus bridge to a PC Card, an IEEE
1394, an SD Card, a Memory Stick and an xD Picture Card) with an ExpressCard (USB Interface Type)
switch.
PC98/99/2001 compliant
PC2001 Design Guide compliant (Subsystem ID, Subsystem Vendor ID)
Compliant with ACPI and PCI Bus Power Management 1.1
Support Global Reset
Low Power consumption
Low operating power consumption due to the improvement of Power Management
Software Suspend mode compliant with ACPI
Hardware Suspend
CLKRUN#, CCLKRUN# support
The core logic - powered at 1.8V, the others – powered at 3.3V
PCI-CardBus/1394 Bridge/SD Card/Memory Stick/xD Picture Card/ExpressCard interface
1-slot PC Card
2 ports of IEEE1394
MDIOxx pins shared by SD Card, Memory Stick and xD Picture Card
− Providing Ricoh’s proprietary driver for Memory Stick and xD Picture Card
ExpressCard (USB Interface Type) supported by the PC Card passive adapter
PCI Bus Interface
Compliant with PCI Local Bus Specification2.3
The maximum frequency 33MHz
PCI Master/Target protocol support
PCI configuration space for each function
3.3V Interface (5V tolerant)
CardBus PC card Bridge
Compliant with PC Card Standard Release 8.1 Specification
The maximum frequency 33MHz
Support CardBus Master/Target protocol
Support Memory Write Posting/ Read Prefetching
Transfer transactions
− All memory read/write transaction (bi-direction)
− I/O read/write transaction (bi-direction)
− Configuration read/write transaction (PCI → Card)
− 2 programmable memory windows
− 2 programmable I/O windows
PC Card-16 Bridge
Compliant with PC Card Standard Release 8.1 16-bit Specification
5 programmable memory windows
2 programmable I/O windows
Compliant with i82365SL compatible register set/ExCA
Support Legacy 16-bit mode (3E0, 3E2 I/O ports)
12345 2004 REV. 1.10 1-1
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
IEEE1394 Interface
Compliant with IEEE1394-1995 Standard Specification and IEEE1394a-2000 Standard Specification
Compliant with 1394 OHCI Release 1.1/1.0 Standard Specification
Support Cycle Master
Provide the Asynchronous receive/transmit FIFO and isochronous receive/transmit FIFO
Support Self-ID, physical DMA
Data transmission rate of 100, 200 and 400Mbps
2 ports of 1394 Cable interface
24.576MHz crystal oscillator and Internal 393.216MHz PLL
Support Cable Power monitoring (CPS)
Set Initial values of Power Class and CMC by PCI Configuration registers
Small Card Interface
SD Card
− Compliant with SD Memory Card Specification Version 1.01
− Compliant with SD Input/Output (SDIO) Card Specification Version 1.0
− Compliant with SD Host Controller Standard Specification Version 1.0
Memory Stick
− Compliant with Memory Stick Standard Format Specification Version 1.4
− Compliant with Memory Stick PRO Format Specification Version 1.00
• xD Picture Card
− Compliant with xD Picture Card Specification Version 1.00
− Compliant with xD Picture Card Host Guideline Version 1.00
− Backward compatible with the Smart Media
ExpressCard Interface
Compliant with EXPRESSCARD STANDARD Draft Release 1.0
Pass USB signals from a USB-HOST to a Card Slot
System Interrupt
Support INTA#, INTB# and INTC# for PC system interrupt (Each unit is programmable.)
Support Serialized IRQ
IRQx support for ISA system interrupt
Support Remote Wake Up by CSTSCHG
Support an internal regulator to convert the 3.3V power into the power for the internal core logic
Support Zoomed Video Port (Bypass type)
Support PC Card LED, 1394 LED, SD LED, Memory Stick LED and xD Picture Card LED
Support BAY function with the PC Card passive adapter
Pin Compatible With: R5C811 (CSP1616-208)
R5C821 (CSP1616-208)
R5C821PA (CSP1616-208)
R5C851 (CSP1616-208)
R5C851PA (CSP1616-208)
Package
208pin CSP (size=16x16mm, pitch=0.8mm, t=1.4mm)
(USB Interface Type only)
12345 2004 REV. 1.10 1-2
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
A
r
2 BLOCK DIAGRAM
R5C841 Block Diagram
REQ#
GNT#
IDSEL
AD[31:0]
PAR
FRAME#
IRDY#
TRDY#
STOP#
PERR#
SERR#
PCICLK
PCIRST#
GBRST#
INTA#
INTB#
INTC#
SPKROUT
CPS
XI
XO
FIL0
C/BE[3:0]#
DEVSEL#
CLKRUN#
HWSPND#
SRIRQ#/UDIO0
UDIO1-UDIO5
RI_OUT#/PME#
USBDP, USBDM
Socket (Func#0)
CardBus
Interface
Master &
Target
16-bit
Interface
Master
Socket
Status &
Control
A
Socket
Power
Control
M
U
X
&
CardBus
Address
Decode
&
Mapping
ADDR/DATA
Buffer
PCI to Card
Buffer
Manage
ADDR/DAT
Buffer
Card to PCI
PCI
Interface
RESET
&
Clock
Interrupt
&
Audio
PCI
Address
Decode
Mapping
PCI
Config.
Registers
CardBus
Registers
16-bit
Registers
1394 I/F (Func#1)
1394
Registers
PHY
Registers
PLL
OHCI
Controller
LINK Core
LINK
Interface
rbitration
& Control
Cable Port 0
Cable Port 1
CCLK
CRST#
CREQ#
CGNT#
CCLKRUN#
CAD[31:0]
CC/BE[3:0]#
CPAR
CFRAME#
CDEVSEL#
CIRDY#
CTRDY#
CPERR#
CSERR#
CCD1,2#
CVS1,2
CSTSCHG
CINT#
CAUDIO
VCC3EN#, VCC5EN#
VPPEN0, VPPEN1
TPAP0
TPAN0
TPBP0
TPBN0
TPBIAS0
TPAP1
TPAN1
TPBP1
TPBN1
TPBIAS1
SD I/F (Func#2)
SD
Registers
Clock
Control
MS
Registers
Clock
Control
Registers
SD Card
Interface
Memory Stick I/F (Func#3)
Memory Stick
xD I/F (Func #4)
xD Pictu re Car d xD
Interface
Buffer
RAM
Interface
Buffe
RAM
SDCCLK
SDCDAT[3:0]
SDCCMD
SDCD#
SDWP#
SDPWR[1:0]
SDEXTCK
SDLED#
MSCCLK
MSCDAT [3:0]
MSBS
MSCD#
MSPWR
MSEXTCK
MSLED#
XDCDAT[7:0]
XDALE
XDCLE
XDCE#
XDW E#
XDRE#
XDPW R
XDCD[1:0]#
XDLED#
XDR/B#
XDW P#
M
U
X
MDIO [19:00]
12345 2004 REV.1.10 2-1
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
N
T
_
A
A
A
A
A
A
A
A
A
A
A
_
A
A
A
A
A
_
A
A
A
A
A
AD7AD6A
A
_
A
AD4A
_
A
AD1A
_
T
A
A
_
A
A
V
A
A
3 PIN DESCRIPTION
3.1 Pin Assignments (208 pin CSP)
CSP Pin Assignment
Bottom View
A B C D E F G H J K L M
1
³ { { { { { { { z{ { { { { { { {
2
{
MDIO01
3
{ {
MDIO02 MDIO 03
4
{
VCC
MD3V
5
{ {
MDIO05 MDIO 06 MDIO07
6
{ {
MDIO08 MDIO09 MDIO10 MDIO11
7
{ {
MDIO12 MDIO 13 MDIO14 MDI O15
8
{ {
MDIO16 MDIO17 MDIO18 MDI O19
9
z
GND AGND
10
{ {
TPAN1 TPAP1 TPBIAS1
11
{ {
12
{ {
13
{ {
14
{ {
15
z z
GND AGND
16
{ {
XI XO
17
VCC_
PHY3V
18
19
{
WP/
IOIS16#
NC
MDIO00 NC
{ { { { { { { { { { { { { { {
NC
NC
NC
NC
SPKROUT
HWSPND#
UDIO5
GBRST#
UDIO1
UDIO2
GND
INTA#
PCICLK
INTC#
MDIO04
z
VCC_
PHY3V
{ { { { { { { { { { { { { { {
CDATA9 CDATA8 BVD1 CADR1 CADR3 CADR5 CADR25 CADR12 CADR21
{ { { { { { { {z { { { { { {
CDATA2 CDATA10 CDATA1 CDATA0 BVD2 INPACK# RESET VCC_3
{ { { { { { { { { { {
NC
{
{ {
{ {
{ {
z z
GND GND
{
{
{ {
{
z
GND
{
CD2#
VCC_
PHY3V
VCC_
PHY3V
VCC
RIN
VCC_
ROUT
{ { { { { { { { { { {
CADR0 REG# WAIT# VS2# CADR7 CADR23 CADR22 CADR20 CADR18 CADR17 VS1#
RI_OUT#/
TES
PME#
{ z z { { { {
VCC_3V
VCC_3V
UDIO3
UDIO4
UDIO0/
SRIRQ #
GND
INTB#
GND
{ { { { { z { { {
CADR2 CADR4 CADR6 CADR24 CADR15
VCC_3V CADR16 GND CADR19 IOWR# CADR9 OE# CADR10 CE1#
VCC
ROUT
NC
PCIRST#
CLKRUN#
GND
D30
D31
REQ#
GNT#
WE# CADR13 CADR8
RDY/
CADR14 IORD# CARD11 CE2# CDATA15
IREQ#
P R T U V W
D26
D27
D28
D29
C/BE3#
IDSEL
D24
D25
REGEN#
PCI3V
VCC
PCI3V
VCC5EN# VCC3EN# VPPEN0 VPPEN1TPBN0 TPBP0 VREF
CDATA3 CD1# USBDP USBDMFIL0 REX
D21
D19
D22
D20
D23
{
DEVSE L#
{
VCC
RIN
{
{ {
D12 AD11
{ {
z z
GND
{
VCC
{
{ {
{ {
SERR# PAR C/BE1#
{
D15
D8 C/BE0#
GND GND
GND
D5
D2
{
CDATA4 CDATA11 CDATA5
D17
D18
FRAME#
CDATA12 CDATA6
CDATA13 CDATA7
D16
{
C/BE2#
{
VCC
PCI3V
{ {
IRDY# TRDY#
{ {
STOP# PERR#
{ {
{ {
D14AD13
{ {
D10AD9
{ {
z z
{ {
D3TPBN1 TPBP1 CPS
{ {
D0TPAN0 TPAP0 TPBIAS0 NC
{ {
{ {
{ {
{ {
{ {
{
CDATA14
12345 2004 REV. 1.10 3-1
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
• CSP Pin List
Ball Signal Name Ball Signal Name Ball Signal Name Ball Signal Name
F4 TEST V5 STOP# T19 OE# C19 CDATA2
F2 HWSPND# W5 PERR# R16 VS1# B19 CDATA10
F1 SPKROUT T6 SERR# R18 CADR11 A18 WP/IOIS16#
G4 RI_OUT#/PME# V6 PAR R19 CADR9 D15 CD2#
G2 GBRST# W6 C/BE1# P18 IORD# E8 MDIO19
G1 UDIO5 T7 AD15 P19 IOWR# D8 MDIO18
H5 UDIO4 V7 AD14 P15 CADR8 B8 MDIO17
H4 UDIO3 W7 AD13 P16 CADR17 A8 MDIO16
H2 UDIO2 R8 AD12 N15 CADR13 E7 MDIO15
H1 UDIO1 T8 AD11 N16 CADR18 D7 MDIO14
J4 UDIO0/SRIRQ# V8 AD10 N18 CADR14 B7 MDIO13
J2 INTA# W8 AD9 N19 CADR19 A7 MDIO12
K4 INTB# R9 AD8 M15 WE# E6 MDIO11
K2 INTC# T9 C/BE0# M16 CADR20 D6 MDIO10
L5 CLKRUN# V9 AD7 M18 RDY/IREQ# B6 MDIO09
L4 PCIRST# W9 AD6 L16 CADR22 A6 MDIO08
K1 PCICLK T11 AD5 L18 CADR21 D5 MDIO07
M5 GNT# V11 AD4 L19 CADR16 B5 MDIO06
M4 REQ# W11 AD3 K15 CADR15 A5 MDIO05
M2 AD31 T12 AD2 K16 CADR23 B4 MDIO04
M1 AD30 V12 AD1 K18 CADR12 B3 MDIO03
N5 AD29 W12 AD0 J15 CADR24 A3 MDIO02
N4 AD28 R13 VCC5EN# J16 CADR7 A2 MDIO01
N2 AD27 T13 VCC3EN# J18 CADR25 B1 MDIO00
N1 AD26 V13 VPPEN0 H15 CADR6 B16
P5 AD25 W13 VPPEN1 H16 VS2# A16
P4 AD24 V14 USBDP H18 CADR5 B14
P2 C/BE3# W14 USBDM H19 RESET A14
P1 IDSEL R14 CDATA3 G15 CADR4 D13
R4 AD23 T14 CD1# G16 WAIT# B13
R2 AD22 T15 CDATA4 G18 CADR3 A13
R1 AD21 V15 CDATA11 G19 INPACK# D12
T2 AD20 W15 CDATA5 F15 CADR2 B12
T1 AD19 V16 CDATA12 F16 REG# A12
U2 AD18 W16 CDATA6 F18 CADR1 D11
U1 AD17 V17 CDATA13 F19 BVD2 B11
V1 AD16 W17 CDATA7 E16 CADR0 A11
W2 C/BE2# W18 CDATA14 E18 BVD1 D10
V3 FRAME# V19 CE1# E19 CDATA0 B10
V4 IRDY# U18 CDATA15 D18 CDATA8 A10
W4 TRDY# U19 CADR10 D19 CDATA1 R7 REGEN#
T5 DEVSEL# T18 CE2# C18 CDATA9
XO
XI
REXT
FIL0
VREF
TPBP0
TPBN0
TPBIAS0
TPAP0
TPAN0
CPS
TPBP1
TPBN1
TPBIAS1
TPAP1
TPAN1
Pin Name Ball# Pin Name Ball#
VCC_PCI3V W3, R11, R12
VCC_3V F5, G5, J19, K19
VCC_MD3V A4
VCC_RIN R6, E13
VCC_ROUT L1, E14
AVCC_PHY3V E10, E11, A17, B17
AGND A9, B9, D9, D14, A15, B15
GND
NC L2, C1, D1, E1, C2, D2, E2,
J1, J5, K5, E9, R10, T10, V10,
W10, L15, M19
E4, E12
12345 2004 REV. 1.10 3-2
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
3.2 Pin Characteristics
16-bit Card Interface CardBus Card Interface Pin Characteristics
Pin Name Dir Pin Name Dir 5Vtolerant PwrRail Drive
TEST I TEST I 3V –
HWSPND# I HWSPND# I 3V –
SPKROUT I/O SPKROUT I/O 3V 4mA
RI_OUT#/ PME# O (OD) RI_OUT#/ PME# O (OD) 3V 4mA
GBRST# I GBRST# I 3V –
UDIO5 O UDIO5 O 3V 4mA
UDIO4 I/O UDIO4 I/O 3V 4mA
UDIO3 I/O UDIO3 I/O 3V 4mA
UDIO2 I/O UDIO2 I/O 3V 4mA
UDIO1 I/O UDIO1 I/O 3V 4mA
UDIO0/ SRIRQ# I/O UDIO0/ SRIRQ# I/O 3V 4mA
INTA# O (OD) INTA# O (OD) P PCI
INTB# O (OD) INTB# O (OD) P PCI
INTC# O (OD) INTC# O (OD) P PCI
CLKRUN# I/O CLKRUN# I/O P PCI
PCIRST# I PCIRST# I P –
PCICLK I PCICLK I P –
GNT# I GNT# I P –
REQ# O (TS) REQ# O (TS) P PCI
AD31 I/O AD31 I/O P PCI
AD30 I/O AD30 I/O P PCI
AD29 I/O AD29 I/O P PCI
AD28 I/O AD28 I/O P PCI
AD27 I/O AD27 I/O P PCI
AD26 I/O AD26 I/O P PCI
AD25 I/O AD25 I/O P PCI
AD24 I/O AD24 I/O P PCI
C/BE3# I/O C/BE3# I/O P PCI
IDSEL I IDSEL I P –
AD23 I/O AD23 I/O P PCI
AD22 I/O AD22 I/O P PCI
AD21 I/O AD21 I/O P PCI
AD20 I/O AD20 I/O P PCI
AD19 I/O AD19 I/O P PCI
AD18 I/O AD18 I/O P PCI
AD17 I/O AD17 I/O P PCI
AD16 I/O AD16 I/O P PCI
C/BE2# I/O C/BE2# I/O P PCI
FRAME# I/O FRAME# I/O P PCI
Note
12345 2004 REV. 1.10 3-3
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
16-bit Card Interface CardBus Card Interface Pin Characteristics
Pin Name Dir Pin Name Dir 5Vtolerant PwrRail Drive
IRDY# I/O IRDY# I/O P PCI
TRDY# I/O TRDY# I/O P PCI
DEVSEL# I/O DEVSEL# I/O P PCI
STOP# I/O STOP# I/O P PCI
PERR# I/O PERR# I/O P PCI
SERR# O (OD) SERR# O (OD) P PCI
PAR I/O PAR I/O P PCI
C/BE1# I/O C/BE1# I/O P PCI
AD15 I/O AD15 I/O P PCI
AD14 I/O AD14 I/O P PCI
AD13 I/O AD13 I/O P PCI
AD12 I/O AD12 I/O P PCI
AD11 I/O AD11 I/O P PCI
AD10 I/O AD10 I/O P PCI
AD9 I/O AD9 I/O P PCI
AD8 I/O AD8 I/O P PCI
C/BE0# I/O C/BE0# I/O P PCI
AD7 I/O AD7 I/O P PCI
AD6 I/O AD6 I/O P PCI
AD5 I/O AD5 I/O P PCI
AD4 I/O AD4 I/O P PCI
AD3 I/O AD3 I/O P PCI
AD2 I/O AD2 I/O P PCI
AD1 I/O AD1 I/O P PCI
AD0 I/O AD0 I/O P PCI
VCC5EN# O VCC5EN# O 3V 4mA
VCC3EN# O VCC3EN# O 3V 4mA
VPPEN0 O VPPEN0 O 3V 4mA
VPPEN1 O VPPEN1 O 3V 4mA
USBDP I/O USBDP I/O – –
USBDM I/O USBDM I/O – –
CDATA3 I/O CAD0 I/O 3V 4mA
CD1# I (PU) CCD1# I (PU) 3V –
CDATA4 I/O CAD1 I/O 3V 4mA
CDATA11 I/O CAD2 I/O 3V 4mA
CDATA5 I/O CAD3 I/O 3V 4mA
CDATA12 I/O CAD4 I/O 3V 4mA
CDATA6 I/O CAD5 I/O 3V 4mA
CDATA13 I/O CAD6 I/O 3V 4mA
CDATA7 I/O CAD7 I/O 3V 4mA
CDATA14 I/O – – 3V 4mA
Note
12345 2004 REV. 1.10 3-4
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
16-bit Card Interface CardBus Card Interface Pin Characteristics
Pin Name Dir Pin Name Dir 5Vtolerant PwrRail Drive
CE1# O CC/BE0# I/O 3V 4mA
CDATA15 I/O CAD8 I/O 3V 4mA
CADR10 O CAD9 I/O 3V 4mA
CE2# O CAD10 I/O 3V 4mA
OE# O CAD11 I/O 3V 4mA
VS1# I/O CVS1 I/O 3V 1mA
CADR11 O CAD12 I/O 3V 4mA
IORD# O CAD13 I/O 3V 4mA
CADR9 O CAD14 I/O 3V 4mA
IOWR# O CAD15 I/O 3V 4mA
CADR8 O CC/BE1# I/O 3V 4mA
CADR17 O CAD16 I/O 3V 4mA
CADR13 O CPAR I/O 3V 4mA
CADR18 O – – 3V 4mA
CADR14 O CPERR# I/O (PU) 3V 4mA 1
CADR19 O – I/O (PU) 3V 4mA 1
WE# O CGNT# O 3V 4mA
CADR20 O CSTOP# I/O (PU) 3V 4mA 1
RDY/ IREQ# I (PU) CINT# I (PU) 3V –
CADR21 O CDEVSEL# I/O (PU) 3V 4mA 1
CADR16 O (TS) CCLK O (TS) 3V CB
CADR22 O CTRDY# I/O (PU) 3V 4mA 1
CADR15 O CIRDY# I/O (PU) 3V 4mA 1
CADR23 O CFRAME# I/O 3V 4mA
CADR12 O CC/BE2# I/O 3V 4mA
CADR24 O CAD17 I/O 3V 4mA
CADR7 O CAD18 I/O 3V 4mA
CADR25 O CAD19 I/O 3V 4mA
CADR6 O CAD20 I/O 3V 4mA
VS2# I/O CVS2 I/O 3V 1mA
CADR5 O CAD21 I/O 3V 4mA
RESET O (TS) CRST# O (TS) 3V 2mA
CADR4 O CAD22 I/O 3V 4mA
WAIT# I (PU) CSERR# I (PU) 3V –
CADR3 O CAD23 I/O 3V 4mA
INPACK# I (PU) CREQ# I (PU) 3V –
CADR2 O CAD24 I/O 3V 4mA
REG# O CC/BE3# I/O 3V 4mA
CADR1 O CAD25 I/O 3V 4mA
BVD2/
SPKR#/
LED
I (PU) CAUDIO I (PU) 3V –
Note
12345 2004 REV. 1.10 3-5
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
16-bit Card Interface CardBus Card Interface Pin Characteristics
Pin Name Dir Pin Name Dir 5Vtolerant PwrRail Drive
CADR0 O CAD26 I/O 3V 4mA
BVD1/
STSCHG#/
RI#
CDATA0 I/O CAD27 I/O 3V 4mA
CDATA8 I/O CAD28 I/O 3V 4mA
CDATA1 I/O CAD29 I/O 3V 4mA
CDATA9 I/O CAD30 I/O 3V 4mA
CDATA2 I/O – – 3V 4mA
CDATA10 I/O CAD31 I/O 3V 4mA
WP/ IOIS16# I (PU) CCLKRUN# I/O (PU) 3V 4mA 1
CD2# I (PU) CCD2# I (PU) 3V –
MDIO00 I (PU) MDIO00 I (PU) 3V
MDIO01 I (PU) MDIO01 I (PU) 3V
MDIO02 O (PU) MDIO02 O (PU) 3V 8mA
MDIO03 I (PU) MDIO03 I (PU) 3V
MDIO04 O MDIO04 O 3V 8mA
MDIO05 (SD)
(MS)
(xD)
MDIO06 O MDIO06 O 3V 8mA
MDIO07 I MDIO07 I 3V
MDIO08 (SD)
(MS)
(xD)
MDIO09 (SD)
(MS)
(xD)
MDIO10 (SD)
(MS)
(xD)
MDIO11 (SD)
(MS)
(xD)
MDIO12 (SD)
(MS)
(xD)
MDIO13 (SD)
(MS)
(xD)
MDIO14 I/O(PD) MDIO14 I/O(PD) M 8mA
MDIO15 I/O(PD) MDIO15 I/O(PD) M 8mA
MDIO16 I/O(PD) MDIO16 I/O(PD) M 8mA
MDIO17 I/O(PD) MDIO17 I/O(PD) M 8mA
MDIO18 O(PD) MDIO18 O(PD) M 8mA
MDIO19 O(PD) MDIO19 O(PD) M 8mA
I (PU) CSTSCHG I (PD) 3V – 2
—
—
—
O/
—/
O(PD)
I/O(PU)/
O(TS)/
O(PU)
I/O(PU)/
I/O(PU)/
O(PU)
I/O(PU)/
I/O/
I/O(PD)
I/O(PU)/
I/O/
I/O(PD)
I/O(PU)/
I/O/
I/O(PD)
I/O(PU)/
I/O/
I/O(PD)
MDIO05 (SD)
(MS)
(xD)
MDIO08 (SD)
(MS)
(xD)
MDIO09 (SD)
(MS)
(xD)
MDIO10 (SD)
(MS)
(xD)
MDIO11 (SD)
(MS)
(xD)
MDIO12 (SD)
(MS)
(xD)
MDIO13 (SD)
(MS)
(xD)
O/
—/
O(PD)
I/O(PU)/
O(TS)/
O(PU)
I/O(PU)/
I/O(PU)/
O(PU)
I/O(PU)/
I/O/
I/O(PD)
I/O(PU)/
I/O/
I/O(PD)
I/O(PU)/
I/O/
I/O(PD)
I/O(PU)/
I/O/
I/O(PD)
3V 8mA
—
M 8mA
M 8mA
M 8mA
M 8mA
M 8mA
M 8mA
Note
12345 2004 REV. 1.10 3-6
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
16-bit Card Interface CardBus Card Interface Pin Characteristics
Pin Name Dir Pin Name Dir 5Vtolerant PwrRail Drive
XI I XI I AP
XO O XO O AP
FIL0 I/O FIL0 I/O AP
CPS I(PD) CPS I(PD) AP 1394
VREF I/O VREF I/O AP
REXT I/O REXT I/O AP
TPBN0 I/O TPBN0 I/O AP 1394
TPBP0 I/O TPBP0 I/O AP 1394
TPAN0 I/O TPAN0 I/O AP 1394
TPAP0
TPBIAS0
TPBN1 I/O TPBN1 I/O AP 1394
TPBP1 I/O TPBP1 I/O AP 1394
TPAN1 I/O TPAN1 I/O AP 1394
TPAP1 I/O TPAP1 I/O AP 1394
TPBIAS1 I/O TPBIAS1 I/O AP 1394
REGEN# I REGEN# I R
I/O TPAP0 I/O AP 1394
I/O TPBIAS0 I/O AP 1394
—
Note
Pin Type
I: Input Pin, O: Output Pin, I/O: Input Output Pin,
I (PU): Input Pin with Internal Pullup Resister,
I (PD): Input Pin with Internal Pulldown Resister,
I/O (PU): Input Output Pin with Internal Pullup Resister,
I/O (PD): Input Output Pin with Internal Pulldown Resister,
O (TS): Three State Output Pin, O (OD): Open Drain Output Pin
Power Rail
P: VCC_PCI3V AP: AVCC_PHY3V R: VCC_RIN 3V: VCC_3V M: VCC_MD3V
Drive
PCI: PCI Compliant
CB: PCMCIA CardBus PC Card Compliant
1394: IEEE1394a-2000 Compliant
Note
1: Pullup is attached when PC Card Interface is configured as a CardBus Interface Mode.
2: Pullup or Pulldown is configured according to the type of a card inserted.
12345 2004 REV. 1.10 3-7
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
Small Card Pin Assignments
Pin Media I/F SD Card Memory Stick xD Picture Card
1 MDIO00 SDCD# — XDCD0#
2 MDIO01 — MSCD# XDCD1#
3 MDIO02 — — XDCE#
4 MDIO03 SDWP# — XDR/B#
5 MDIO04 SDPWR0 MSPWR XDPWR
6 MDIO05 SDPWR1 — XDWP#
7 MDIO06 SDLED# MSLED# XDLED#
8 MDIO07 SDEXTCK MSEXTCK —
9 MDIO08 SDCCMD MSBS XDWE#
10 MDIO09 SDCCLK MSCCLK XDRE#
11 MDIO10 SDCDAT0 MSCDAT0 XDCDAT0
12 MDIO11 SDCDAT1 MSCDAT1 XDCDAT1
13 MDIO12 SDCDAT2 MSCDAT2 XDCDAT2
14 MDIO13 SDCDAT3 MSCDAT3 XDCDAT3
15 MDIO14 — — XDCDAT4
16 MDIO15 — — XDCDAT5
17 MDIO16 — — XDCDAT6
18 MDIO17 — — XDCDAT7
19 MDIO18 — — XDCLE
20 MDIO19 — — XDALE
ExpressCard Pin Assignments PC Card Pin
PC CARD PIN 1-68 ASSIGNMENTS
Pin 16bit Card CardBus ExpressCard
1 GND GND GND
2 D3 CAD0 —
3 D4 CAD1 —
4 D5 CAD3 —
5 D6 CAD5 —
6 D7 CAD7 —
7 CE1# CCBE0# —
8 A10 CAD9 —
9 OE# CAD11 —
10 A11 CAD12 —
11 A9 CAD14 —
12 A8 CCBE1# —
13 A13 CPAR —
14 A14 CPERR# —
15 WE# CGNT# —
16 READY/IREQ# CINT# —
17 VCC VCC VCC
18 VPP VPP —
19 A16 CCLK —
20 A15 CIRDY# —
12345 2004 REV. 1.10 3-8
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
Pin 16bit Card CardBus ExpressCard
21 A12 CCBE2# —
22 A7 CAD18 —
23 A6 CAD20 —
24 A5 CAD21 —
25 A4 CAD22 —
26 A3 CAD23 —
27 A2 CAD24 —
28 A1 CAD25 —
29 A0 CAD26 —
30 D0 CAD27 —
31 D1 CAD29 —
32 D2 RFU (PERST#)
33 WP/IOIS16# CCLKRUN —
34 GND GND GND
35 GND GND GND
36 CD1# CCD1# CCD1#
37 D11 CAD2 —
38 D12 CAD4 —
39 D13 CAD6 —
40 D14 RFU —
41 D15 CAD8 —
42 CE2# CAD10 —
43 VS1# CVS1 CVS1
44 IORD#/RFU CAD13 USBD+
45 IOWR#/RFU CAD15 USBD46 A17 CAD16 —
47 A18 RFU —
48 A19 CBLOCK# —
49 A20 CSTOP# —
50 A21 CDEVSEL# —
51 VCC VCC VCC
52 VPP VPP —
53 A22 CTRDY# CPUSB#
54 A23 CFRAME# —
55 A24 CAD17 —
56 A25 CAD19 —
57 VS2# CVS2 CVS2
58 RESET CRST# —
59 WAIT# CSERR# —
60 INPACK#/RFU CREQ# —
61 REG# CCBE3# —
62 SPKR#/BVD2 CAUDIO —
63 STSCHG#/BVD1 CSTSCHG —
64 D8 CAD28 —
65 D9 CAD30 —
66 D10 CAD31 —
67 CD2# CCD2# CCD2#
68 GND GND GND
12345 2004 REV. 1.10 3-9
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
Small Card Pin Assignments PC Card Pin (using BAY)
PC CARD PIN 1-68 ASSIGNMENTS
Pin 16bit Card CardBus SD Card Memory Stick
1 GND GND GND GND GND
2 D3 CAD0 — — —
3 D4 CAD1 — — —
4 D5 CAD3 — — —
5 D6 CAD5 — — —
6 D7 CAD7 — — —
7 CE1# CCBE0# — — —
8 A10 CAD9 — — XDWP#
9 OE# CAD11 — — —
10 A11 CAD12 — — XDCE#
11 A9 CAD14 — — XDALE
12 A8 CCBE1# — — XDCLE
13 A13 CPAR — — SMWP#
14 A14 CPERR# — — —
15 WE# CGNT# SDCCLK MSCCLK XDRE#
16 READY/IREQ# CINT# — — XDCD#
17 VCC VCC VCC VCC VCC
18 VPP VPP — — —
19 A16 CCLK — — —
20 A15 CIRDY# — — —
21 A12 CCBE2# — — —
22 A7 CAD18 — — XDCDAT7
23 A6 CAD20 — — XDCDAT6
24 A5 CAD21 — — XDCDAT5
25 A4 CAD22 — — XDCDAT4
26 A3 CAD23 SDCDAT3 MSCDAT3 XDCDAT3
27 A2 CAD24 SDCDAT2 MSCDAT2 XDCDAT2
28 A1 CAD25 SDCDAT1 MSCDAT1 XDCDAT1
29 A0 CAD26 SDCDAT0 MSCDAT0 XDCDAT0
30 D0 CAD27 — — —
31 D1 CAD29 — — —
32 D2 RFU — — —
33 WP/IOIS16# CCLKRUN — — —
34 GND GND GND GND GND
35 GND GND GND GND GND
36 CD1# CCD1# CCD1# CCD1# CCD1#
37 D11 CAD2 — — —
38 D12 CAD4 — — —
39 D13 CAD6 — — —
40 D14 RFU — — —
41 D15 CAD8 — — —
42 CE2# CAD10 SDCCMD MSBS XDWE#
43 VS1# CVS1 CVS1 CVS1 CVS1
44 IORD#/RFU CAD13 — — —
45 IOWR#/RFU CAD15 — — —
xD Picture
Card
12345 2004 REV. 1.10 3-10
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
Pin 16bit Card CardBus SDCard Memory Stick
46 A17 CAD16 — — —
47 A18 RFU — — —
48 A19 CBLOCK# — — —
49 A20 CSTOP# — — —
50 A21 CDEVSEL# — — —
51 VCC VCC VCC VCC VCC
52 VPP VPP — — —
53 A22 CTRDY# — — —
54 A23 CFRAME# — — —
55 A24 CAD17 — — —
56 A25 CAD19 — — —
57 VS2# CVS2 CVS2 CVS2 CVS2
58 RESET CRST# — — —
59 WAIT# CSERR# — MSCD# —
60 INPACK#/RFU CREQ# SDCD# — —
61 REG# CCBE3# — — —
62 SPKR#/BVD2 CAUDIO SDWP# — XDR/B#
63 STSCHG#/BVD1 CSTSCHG — — —
64 D8 CAD28 — — —
65 D9 CAD30 — — —
66 D10 CAD31 — — —
67 CD2# CCD2# CCD2# CCD2# CCD2#
68 GND GND GND GND GND
xD Picture
Card
3.3 Pin Functions Outline
In this chapter, the detailed signal pins in the R5C841 are explained. Every signal is divided
according to their relational interface.
Card Interface signal pin is multi
the card insertion; CardBus card or 16-bit card. And the pin function is redefined again.
# mark means the signal is on either active or asserted when the signal is low
no−mark means the signal is asserted when the signal is high−level.
The following the notations are used to describe the signal type.
IN
OUT
OUT (TS)
OUT (OD)
I/O
I/O (OD)
s/h/z
Input Pin
Output Pin
Three State Output Pin
Open Drain Output Pin
Input Output Pin
Input Output Pin (Output is Open Drain)
Sustained Tri−State is an active low tri−state signal owned and driven by one and only one agent
at a time. The agent that drives an s/h/z pin low must drive it high for at least one clock before
letting it float. A new agent cannot start driving an s/h/z signal any sooner than one clock after the
previous owner tri−state is.
−functional pin. Card Interface mode is configured automatically by
−level. Otherwise,
12345 2004 REV. 1.10 3-11
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
3.3.1 PCI Local Bus interface signals
Pin Name Type Description
PCI Bus Interface Pin Descriptions
PCICLK IN PCI CLOCK: PCICLK provides timing for all transactions on PCI. All other PCI signals
are sampled on the rising edge of PCICLK.
CLKRUN# I/O (OD) PCI CLOCK RUN: This signal indicates the status of PCICLK and an open drain output
to request the starting or speeding up of PCICLK. This pin complies with Mobile PCI
specification. If CLKRUN# is not implemented, then this pin should be tied low. In this
case, CardBus clock is controlled by setting of StopClock bit included Socket Control
Register. This signal has no meaning for the PC Card16 Cards, the CardBus Cards that
does not support CCLKRUN# and not insert Cards to socket. During PCI bus reset is
asserted, this pin placed in a high-impedance state.
And also, refer to the chapter 4.21 for the LED output.
PCIRST# IN PCI RESET: This input is used to initialize all registers, sequences and signals of the
R5C841 to their reset states. PCIRST# causes the R5C841 to place all output buffers in
a high-impedance state. The negation of PCIRST# requires no-bounds.
AD [31:0] I/O ADDRESS AND DATA: Address and Data are multiplexed on the same PCI pins.
C/BE [3:0]# I/O BUS COMMAND AND BYTE ENABLES: Bus Command and Byte Enables are
multiplexed on the same PCI pins. During the address phase of transaction, C/BE [3:0]#
define the bus command. During the data phase C/BE [3:0]# are used as Byte Enables.
The Byte Enables are valid for the entire data phase and determine which byte lanes
carry meaningful data.
PAR I/O PARITY: Parity is even parity across AD [31:0] and C/BE [3:0]#. PAR is stable and valid
one clock after the address phase. For data phases, PAR is stable and valid one clock
after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read
transaction. The master drives PAR for address and write data phases; the target drives
PAR for read data phases.
FRAME# I/O
s/h/z
TRDY# I/O
s/h/z
IRDY# I/O
s/h/z
STOP# I/O
s/h/z
IDSEL IN INITIALIZATION DEVICE SELECT: This signal is used as chips select during
DEVSEL# I/O
s/h/z
PERR# I/O
s/h/z
CYCLE FRAME: This signal is driven by the current master to indicate the beginning
and duration of an access. FRAME# is asserted to indicate a bus transaction is
beginning. While FRAME# is asserted, data transfers continue. When FRAME# is
deasserted, the transaction is in the final data phase or has complete.
TARGET READY: This signal indicates the initialing agent‘s ability to complete the
current data phase of the transaction. TRDY# is used in conjunction with IRDY#. A data
phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During
a read, TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that
valid data is present on AD [31:0]. During a write, it indicates the target is prepared to
accept data. Wait cycles are inserted both IRDY# and TRDY# are asserted together.
INITIATOR READY: This signal indicates the initiating agent‘s ability to complete the
current data phase of the transaction. IRDY# is used in conjunction with TRDY#. A data
phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During
a write, IRDY# indicates that valid data is present on AD [31:0]. During a read, it
indicates the target is prepared to accept data. Wait cycles are inserted both IRDY# and
TRDY# are asserted together.
STOP: This signal indicates the current target is requesting the master to stop the
current transaction.
configuration read and write transactions.
DEVICE SELECT: When actively driven, indicates the driving device has decoded its
address as the target of the current access. As an input, DEVSEL# indicates whether
any device on the bus has been selected.
PARITY ERROR: This signal is only for the reporting of data parity errors during all PCI
transactions except a Special Cycle. The R5C841 drives this output active “low” if it
detects a data parity error during a write phase.
12345 2004 REV. 1.10 3-12
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
Pin Name Type Description
PCI Bus Interface Pin Descriptions (Continued)
SERR# OUT (OD) SYSTEM ERROR: This signal is pure open drain. The R5C841 actively drives this
output for a single PCI clock when it detects an address parity error on either the primary
bus or the secondary bus.
REQ# OUT (TS) REQUEST: This signal indicates to the arbiter that the R5C841 desires use of the bus.
This is a point to point signal.
GNT# IN GRANT: This signal indicates the R5C841that access to the bus has been granted. This
is a point to point signal.
GBRST# IN GLOBAL RESET: This input is used to initialize registers for control of PME_Context
register. This should be asserted only once when system power supply is on.
3.3.2 System Interrupt signals
Pin Name Type Description
System Interrupt Pin Descriptions
INTA# OUT (OD)
INTB# OUT (OD)
INTC# OUT (OD)
UDIO0/SRIRQ#
UDIO1/GPIO0
UDIO2/GPIO1
UDIO3/GPIO2
UDIO4/GPIO3
UDIO5/LED0#
RI_OUT#/
PME#
I/O (TS)
OUT (OD)
PCI INTERRUPT REQUEST A: This signal indicates a programmable interrupt request
generated from the PC Card interface. This signal is connected to the interrupt line of the
PCI bus.
PCI INTERRUPT REQUEST B: This signal indicates a programmable interrupt request
generated from the IEEE 1394 interface. This signal is connected to the interrupt line of
the PCI bus.
PCI INTERRUPT REQUEST C: This signal indicates a programmable interrupt request
generated from the Memory Stick interface, the SD Card interface or the xD Picture Card
interface. This signal is connected to the interrupt line of the PCI bus.
USER DEFINABLE INPUT/OUTPUT: These signals can be used as user-definable
input/output. Users can define functions such as *GPIO, LED, IRQ and so on for each
pin in the PC Card Misc Control 4 Register. For details, refer to “PCI-CardBus Bridge
Registers Descripion” in the registers description.
*GPIO : General Purpose I/O
RING INDICATE OUTPUT: When 16-bit card is inserted and Ring Indicate Enable bit in
the Interrupt and General Control register is set to one, RI# on the IO Card is forwarded
to RI_OUT#.
POWER MANAGEMENT EVENT: When PME_En bit in Power Management
Control/Status register is set or when Power Status is set to any state mode except D0,
this signal is assigned as PME#.
12345 2004 REV. 1.10 3-13
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
3.3.3 16-bit PC Card Interface signals
Pin Name Type Description
16-bit PC Card Interface Pin Descriptions
CDATA [15:0]
CADR [25:0] OUT (TS) 16-bit Card ADDRESS BUS SIGNALS [25:0]:
I/O 16-bit Card DATA BUS SIGNALS [15:0]: Input buffer is disabled when the card socket
power supply is off or card is not inserted.
IORD#
IOWR#
OE#
WE#
CE1#
CE2#
REG#
READY/
IREQ#
WP/
IOIS16#
RESET
WAIT#
BVD1/
STSCHG#/
RI#
BVD2/
SPKR#/
LED
INPACK#
CD1#
CD2#
VS1
VS2
OUT (TS) 16-bit Card I/O READ:
OUT (TS) 16-bit Card I/O WRITE:
OUT (TS) 16-bit Card OUTPUT ENABLE:
OUT (TS) 16-bit Card WRITE ENABLE:
OUT (TS) 16-bit Card CARD ENABLE 1:
OUT (TS) 16-bit Card CARD ENABLE 2:
OUT (TS) 16-bit Card ATTRIBUTE MEMORY SELECT: This signal selects Attribute Memory
access or common memory access during 16bit memory cycle. Attribute memory
access is selected when this signal is “low” and common memory access is selected
when this signal is “high”.
IN 16-bit Card READY/BUSY or INTERRUPT REQUEST: This signal has two different
functions. READY/BUSY# input on the memory PC card, and IREQ# input on the I/O
card.
IN 16-bit Card WRITE PROTECT or CARD IS 16-BIT PORT: This signal has two different
functions. Write Protect Switch input on the memory PC card, and IOIS16 input on the
I/O card.
OUT (TS) 16-bit Card CARD RESET:
IN 16-bit Card BUS CYCLE WAIT:
IN 16-bit Card BATTERY VOLTAGE DETECT 1 or STATUS CHANGE: This signal has
three different functions. The battery voltage detect input 1 on the memory PC card, and
Card Status Change#/Ring Indicate# input on the I/O card.
IN 16-bit Card BATTERY VOLTAGE DETECT 2 or DIGITAL AUDIO or LED INPUT: This
signal has three different functions. The battery voltage detect input 2 on the memory
PC card, and SPEAKER# input or LED input on the I/O card.
IN 16-bit Card INPUT ACKNOWLEDGE:
IN 16-bit Card CARD DETECT 1: CD [2:1]# pins are used to detect the card insertion. CD
[2:1]# pins are used in conjunction with VS [2:1] to decode card type information.
IN 16-bit Card CARD DETECT 2: CD [2:1]# pins are used to detect the card insertion. CD
[2:1]# pins are used in conjunction with VS [2:1] to decode card type information.
I/O 16-bit Card CARD VOLTAGE CAPABILITY SENSE 1: VS [2:1] pins are used in
conjunction with CD [2:1]# to decode card type information.
I/O 16-bit Card CARD VOLTAGE CAPABILITY SENSE 2: VS [2:1] pins are used in
conjunction with CD [2:1]# to decode card type information.
12345 2004 REV. 1.10 3-14
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
3.3.4 CardBus PC Card Interface signals
Pin Name Type Description
CardBus PC Card Interface Pin Descriptions
CCLK
CCLKRUN#
CRST#
CAD [31:0]
CC/BE [3:0]#
CPAR
CFRAME#
CIRDY#
CTRDY#
CSTOP#
CDEVSEL#
CREQ#
OUT (TS)
I/O
s/h/z
OUT (TS)
I/O
I/O
I/O
I/O
s/h/z
I/O
s/h/z
I/O
s/h/z
I/O
s/h/z
I/O
s/h/z
IN
CardBus Clock: This signal provides timing for all transactions on the PC Card
Standard interface and it is an input to every PC Card Standard device. All other
CardBus PC Card signals, except CRST# (upon assertion), CCLKRUN#, CINT#,
CSTSCHG, CAUDIO, CCD [2:1]#, and CVS [2:1], are sampled on the rising edge of
CCLK, and all timing parameters are defined with respect to this edge.
CardBus Clock Run: This signal is used by cards to request starting (or speeding up)
clock; CCLK. CCLKRUN# also indicates the clock status. For PC cards, CCLKRUN# is
an open drain output and it is also an input. The R5C841 indicates the clock status of the
primary bus to the CardBus card.
CardBus Card Reset: This signal is used to bring CardBus Card specific registers,
sequencers and signals to a consistent state. Anytime CRST# is asserted, all CardBus
card output signals will be driven to their begin state.
CardBus Address/Data: These signals are multiplexed on the same CardBus card
pins. A bus transaction consists of an address phase followed by one or more data
phases. CardBus card supports both read and write bursts. CAD [31:0] contains a
physical address (32 bits). For I/O, this is a byte address; for configuration and memory
it is a DWORD address. During data phases, CAD [7:0] contains the east significant byte
(LSB) and CAD [31:24] contains the most significant byte (MSB). Write data is stable
and valid when CIRDY# is asserted and read data is stable and valid when CTRDY# is
asserted. Data is transferred during those clocks where both CIRDY# and CTRDY# are
asserted.
CardBus Command/Bye Enables: These signals are multiplexed on the same
CardBus card pins. During the address phase of a transaction, CC/BE [3:0]# define the
bus command. During the data phase, CC/BE [3:0]# are used as Byte Enables. The Byte
Enables are valid for the entire data phase and determine which byte lanes carry
meaningful data. CC/BE [0]# applies to byte 0 (LSB) and CC/BE [3]# applies to byte 3
(MSB).
CardBus Parity: This signal is even parity across CAD [31:0] and CC/BE [3:0]#. All
CardBus card agents require parity generation. CPAR is stable and valid clock after
either CIRDY# is asserted on a write transaction or CTRDY# is asserted on a read
transaction. Once CPAR is valid, it remains valid until one clock after the completion of
the current data phase. (CPAR has the same timing as CAD [31:0] but delayed by one
clock.) The master drives CPAR for address and write data phases; the target drives
CPAR for read data phases.
CardBus Cycle Frame: This signal is driven by the current master to indicate the
beginning and duration of a transaction. CFRAME# is asserted to indicate that a bus
transaction is beginning. While CFRAME# is asserted, data transfers continue. When
CFRAME# is deasserted, the transaction is in the final data phase.
CardBus Initiator Ready: This signal indicates the initiating agent’s (bus master’s)
ability to complete the current data phase of the transaction. CIRDY# is used in
conjunction with CTRDY#. A data phase is completed on any clock both CIRDY# and
CTRDY# are sampled asserted. During a write, CIRDY# indicates that valid data is
present on CAD [31:0]. During a read, it indicates the master is prepared to accept data.
Wait cycles are inserted until both CIRDY# and CTRDY# are asserted together.
CardBus Target Ready: This signal indicates the agent’s (selected target’s) ability to
complete the current data phase of the transaction. CTRDY# is used in conjunction with
CIRDY#. A data phase is completed on any clock both CTRDY# and CIRDY# are
sampled asserted. During a read, CTRDY# indicates that valid data is present on CAD
[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are
inserted until both CIRDY# and CTRDY# are asserted together.
CardBus Stop: This signal indicates the current target is requesting the master to stop
the current transaction.
CardBus Device Select: This signal indicates the driving device has decoded its
address as the target of the current access when actively driven. As an input,
CDEVSEL# indicates whether any device on the bus has been selected.
CardBus Request: This signal indicates to the arbiter that this agent desires use of the
bus. Every master has its own CREQ#.
12345 2004 REV. 1.10 3-15
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
Pin Name Type Description
CardBus PC Card Interface Pin Descriptions (Continued)
CGNT#
CPERR#
CSERR#
CINT#
CSTSCHG
CAUDIO
CCD1#
CCD2#
CVS1
CVS2
OUT
I/O
s/h/z
IN
IN
IN
IN
IN
IN
I/O
I/O
CardBus Grant: This signal indicates to the agent that access to the bus has been
granted. Every master has its own CGNT#.
CardBus Parity Error: This signal is only for the reporting of data parity errors during all
CardBus Card transactions except a Special Cycle. An agent cannot report a CPERR#
until it has claimed the access by asserting CDEVSEL# and completed a data phase.
CardBus System Error: This signal is for reporting address parity errors, data parity
errors on the Special Cycle command, or any other system error where the result could
be catastrophic.
CardBus Interrupt Request: This signal is an input signal from CardBus card. It is level
sensitive, and asserted low (negative true), using an open drain output driver. The
assertion and deassertion of CINT# is asynchronous to CCLK.
CardBus Card Status Change: This signal is an input signal used to alert the system to
changes in the READY, WP, or BVD [2:1] conditions of the card. It is also used for the
system and/or CardBus card interface Wake up. CSTSCHG is asynchronous to CCLK.
CardBus Card Audio: This signal is a digital audio input signal from a CardBus Card to
the system’s speaker. CAUDIO has no relationship to CCLK.
CardBus Card Detect 1: CCD [2:1]# pins are used to detect the card insertion. CCD
[2:1]# pins are used in conjunction with CVS [2:1] to decode card type information.
CardBus Card Detect 2: CCD [2:1]# pins are used to detect the card insertion. CCD
[2:1]# pins are used in conjunction with CVS [2:1] to decode card type information.
CardBus Card Voltage Sense 1: CVS [2:1] pins are used in conjunction with CCD
[2:1]# to decode card type information.
CardBus Card Voltage Sense 2: CVS [2:1] pins are used in conjunction with CCD
[2:1]# to decode card type information.
3.3.5 Socket Power Control signals
Pin Name Type Description
VCC5EN#
VCC3EN#
VPPEN0
VPPEN1
OUT
OUT
OUT
OUT
VCC 5V ENABLE:
VCC 3.3V ENABLE:
VPP ENABLE 0:
VPP ENABLE 1:
3.3.6 Other signals
Pin Name Type Description
SPKROUT I/O
HWSPND# IN
TEST IN
SPEAKER OUTPUT: This signal is a digital audio output from SPKR#, and Connecting
this signal to pull-down sets the Serial ROM mode.
Hardware Suspend: This signal works as HWSPND# input. PCIRST# is not accepted
as long as HWSPND# is asserted so that VCC_PCI3V can be powered off. When Serial
IRQ mode is set, HWSPND# must be asserted after Serial IRQ mode on the chip-set
has been deasserted. When Hardware Suspend mode is off, HWSPND# must be
deasserted before Serial IRQ mode is enabled. When a power is on, follow the reset
sequence shown in the chapter 4.10 in order to confirm the input of PCIRST# and PCLK.
TEST: This signal is a test mode pin. Usually, this pin must be tied low.
Socket Power Control Signal Descriptions
Other Signals Descriptions
12345 2004 REV. 1.10 3-16
R5C841 PCI-CardBus/IEEE 1394/SD Card/Memory Stick/xD/ExpressCard Data Sheet
3.3.7 IEEE1394 PHY Interface signals
Pin Name Type Description
IEEE1394 Cable Interface Pin Descriptions
TPAP1
TPAP0
TPBP1
TPBP0
TPAN1
TPAN0
TPBN1
TPBN0
TPBIAS1
TPBIAS0
CPS IN
I/O
I/O
I/O
I/O
I/O
TPA Positive : Twisted-pair cable A (positive) differential signal terminals.
TPB Positive : Twisted-pair cable B (positive) differential signal terminals.
TPA Negative : Twisted-pair cable A (negative) differential signal terminals.
TPB Negative : Twisted-pair cable B (negative) differential signal terminals.
TP Bias : Twisted-pair bias output. This pin is compliant with the IEEE1394a-2000, and
also monitors Insertion/desertion of other cables
Cable Power Status : This pin detects the Cable Power Status. See in Spec.4.22.3 for
details of CPS.
3.3.8 IEEE1394 Control signals
Pin Name Type Description
IEEE1394 Control Pin Descriptions
VREF I/O
REXT I/O
XI IN
XO OUT
FIL0 I/O
Voltage reference Resistance : It is necessary to connect a capacitance of 0.01uF
between this pin and AGND.
Resistance External: It is necessary to connect a resistor of 10kΩ±1% between this pin
and AGND.
X’tal In : 24.576MHz
X’tal Out : 24.576MHz
Filter : This pin connects to the PLL Filter. It is necessary to connect a capacitance of
0.01uF between this pin and AGND.
3.3.9 USB Interface signals
Pin Name Type Description
USB Interface Pin Descriptions
USBDP
USBDM
I/O
USB Data Port: These signals are differential signals. These signals are connected to HOST
USB D+/D- signals.
Pin Name
USBD+ IORD#
USBD- IOWR#
CPUSB# CADR22 IN
PERST# CDATA2 OUT
PC Card
Pin Name
Type Description
USB Interface Pin Descriptions
I/O
USB Data Port: These signals are differential signals.
USB ExpressCard Detect: This signal indicates whether the USB ExpressCard
is inserted to a socket.
ExpressCard Reset : This signal is a reset signal to ExpressCard.
12345 2004 REV. 1.10 3-17
Loading...