RT8008
1.5MHz, 600mA, High Efficiency PWM Step-Down DC/DC
Converter
General Description
The RT8008 is a high-efficiency pulse-width-modulated
(PWM) step-down DC/DC converter . Ca pable of delivering
600mA output current over a wide input voltage ra nge from
2.5V to 5.5V, the RT8008 is ideally suited for portable
electronic devices that are powered from 1-cell Li-ion
battery or from other power sources within the range such
a s cellular phones, PDAs and ha ndy-terminals.
Internal synchronous rectifier with low R
DS(ON)
dramatically
reduces conduction loss at PWM mode. No external
Schottky diode is required in practical application. The
RT8008 automatically turns off the synchronous rectifier
while the inductor current is low and enters discontinuous
PWM mode. This can increase efficiency at light load
condition.
The RT8008 enters Low-Dropout mode when normal PWM
cannot provide regulated output voltage by continuously
turning on the upper P-MOSFET . RT8008 enter shutdown
mode and consumes less tha n 0.1μ A when EN pin is pulled
low.
The switching ripple is easily smoothed-out by small
package filtering elements due to a fixed operation
frequency of 1.5MHz. This along with small SOT-23-5 a nd
TSOT-23-5 pa ckage provides small PCB area a pplication.
Other features include soft start, lower internal reference
voltage with 2% accuracy, over temperature protection,
and over current protection.
Pin Configurations
(TOP VIEW)
FB/VOUT
5
EN
SOT-23-5/TSOT-23-5
VIN
4
23
GND LX
Marking Information
Features
zz
2.5V to 5.5V Input Range
z
zz
zz
z Adjustable Output From 0.6V to V
zz
zz
z 1.0V, 1.2V, 1.5V, 1.8V, 2.5V and 3.3V Fixed/
zz
IN
Adjustable Output Voltage
zz
z 600mA Output Current, 1A Peak Current
zz
zz
z 95% Efficiency
zz
zz
z No Schottky Diode Required
zz
zz
z 1.5MHz Fixed Frequency PWM Operation
zz
zz
z Small SOT-23-5 and TSOT-23-5 Package
zz
zz
z RoHS Compliant and 100% Lead (Pb)-Free
zz
Applications
z Cellular T elephones
z Personal Information Appliances
z Wireless and DSL Modems
z MP3 Players
z Portable Instruments
Ordering Information
RT8008(- )
Package Type
B : SOT-23-5
J5 : TSOT-23-5
Lead Plating System
P : Pb Free
G : Green (Halogen Free and Pb Free)
Output Voltage
Default : Adjustable
10 : 1.0V
12 : 1.2V
15 : 1.5V
18 : 1.8V
25 : 2.5V
33 : 3.3V
Note :
Richtek products are :
` RoHS compliant and compatible with the current require-
ments of IPC/JEDEC J-STD-020.
` Suitable for use in SnPb or Pb-free soldering processes.
For marking information, contact our sales re presentative
directly or through a Richtek distributor located in your
area.
DS8008-07 March 2011 www.richtek.com
1
RT8008
Typical Application Circuit
V
IN
2.2V to 5.5V
V
IN
2.2V to 5.5V
R1
⎛
REF OUT
⎜
⎝
⎞
+ =
1 x V V
⎟
R2
⎠
with R2 = 300kΩ to 60kΩ so the IR2 = 2μ A to 10μA,
C
IN
4.7µF
Figure 1. Fixed Voltage Regulator
C
IN
4.7µF
4
1
4
1
VIN
EN
VIN
RT8008
EN
RT8008
VOUT
GND
2
GND
2
LX
FB
LX
3
5
2.2µH
3
5
2.2µH
L
I
L
R2
C1
R1
R2
V
C
OUT
10µF
OUT
V
C
OUT
10µF
OUT
and (R1 x C1) should be in the range between 3x10-6 and 6x10-6 for component selection.
Figure 2. Adjustable Voltage Regulator
Layout Guide
V
IN
VOUT
VIN
4
5
C
IN
GND
GND
3
2
1
C
OUT
LX
GND
EN
V
OUT
L
V
OUT
R1
V
C1
IN
VIN
FB
R2
C
IN
4
5
Figure 3
Layout note:
1. The distance that C
2. C
should be placed near RT8008.
OUT
connects to VIN is as close as possible (Under 2mm).
IN
GND
3
2
1
C
GND
OUT
LX
GND
EN
V
OUT
L
DS8008-07 March 2011 www.richtek.com
2
Functional Pin Description
Pin Number Pin Name Pin Function
1 EN Chip Enable (Active High, do not leave EN pin floating, and VEN < VIN + 0.6V).
2 GND Ground.
3 LX Pin for Switching.
4 VIN Power Input.
5 FB/VOUT Feedback Input Pin.
Function Block Diagram
RT8008
FB/VOUT
Slope
Compensation
Error
Amplifier
RC
COMP
EN
OSC &
Shutdown
Control
Current
Sense
PWM
Comparator
UVLO &
Power Good
Detector
V
REF
Current
Limit
Detector
Control
Logic
Zero
Detector
Driver
GND
VIN
RS1
LX
RS2
DS8008-07 March 2011 www.richtek.com
3
RT8008
Absolute Maximum Ratings (Note 1)
Supply Input Voltage ------------------------------------------------------------------------------------------------------ 6.5V
Enable, FB Voltage ------------------------------------------------------------------------------------------------------- V
Power Dissipation, P
@ TA = 25°C
D
SOT-23-5, TSOT-23-5 ----------------------------------------------------------------------------------------------------- 0.4W
Package Thermal Resistance (Note 2)
SOT-23-5, TSOT-23-5, θ JA----------------------------------------------------------------------------------------------- 250°C/W
SOT-23-5, TSOT-23-5, θ JC----------------------------------------------------------------------------------------------- 130°C/W
Junction Temperature Range-------------------------------------------------------------------------------------------- 150°C
Lead Temperature (Soldering, 10 sec.) ------------------------------------------------------------------------------- 260°C
Storage Temperature Range -------------------------------------------------------------------------------------------- − 65° C to 150°C
ESD Susceptibility (Note 3)
HBM (Human Body Mode) ---------------------------------------------------------------------------------------------- 2kV
MM (Machine Mode) ------------------------------------------------------------------------------------------------------ 200V
Recommended Operating Conditions (Note 4)
Supply Input Voltage ------------------------------------------------------------------------------------------------------ 2.5V to 5.5V
Junction Temperature Range-------------------------------------------------------------------------------------------- − 40° C to 125°C
Ambient Temperature Range -------------------------------------------------------------------------------------------- − 40° C to 85°C
+ 0.6V
IN
Electrical Characteristics
(V
= 3.6V, V
IN
Input Voltage Range
Quiescent Current
Shutdown Current
Refere nce Voltage
Adjustable Output Range
Output V olt age
Accuracy
4
OUT
= 2.5V, V
= 0.6V, L = 2.2μ H, C
REF
Parameter Symbol Test Conditions Min Typ Max Unit
V
IN
I
I
Q
I
SHD N
V
REF
V
OUT
Δ V
OU T
Δ V
OU T
Δ V
OU T
Fix
Δ V
OU T
Δ V
OU T
Δ V
OU T
Adj ustable
Δ V
OU T
= 4.7μ F, C
IN
OUT
= 10μ F, T
= 25° C, I
A
= 600mA unless otherwise specified)
MAX
2.5 -- 5.5 V
= 0mA, VFB = V
OUT
REF
+ 5%
EN = GND -- 0.1 1
-- 50 100
μA
μA
For adjustable output voltage 0.588 0.6 0.612 V
V
= 2.2 to 5.5V, V
IN
0A < I
V
IN
0A < I
V
IN
0A < I
V
IN
0A < I
V
IN
0A < I
V
IN
0A < I
VIN = V
0A < I
V
IN
0A < I
< 600mA
OUT
= 2.2 to 5.5V, V
< 600mA
OUT
= 2.2 to 5.5V, V
< 600mA
OUT
= 2.2 to 5.5V, V
< 600mA
OUT
= 2.8 to 5.5V, V
< 600mA
OUT
= 3.5 to 5.5V, V
< 600mA
OUT
OUT
< 600mA
OUT
= V
OUT
< 600mA
OUT
= 1.0V
OU T
= 1.2V
OU T
= 1.5V
OU T
= 1.8V
OU T
= 2.5V
OU T
= 3.3V
OU T
+ 0.2V to 5.5V, VIN ≧ 3.5V
+ 0.4V to 5.5V, VIN ≧ 2.2V
V
REF
−3 -- 3 %
−3
−3
−3
−3
−3
−3 -- 3 %
−3
--
V
− 0.2
IN
-- 3 %
-- 3 %
-- 3 %
-- 3 %
-- 3 %
-- 3 %
V
To be continued
DS8008-07 March 2011 www.richtek.com
RT8008
Parameter Symbol Test Conditions Min Typ Max Unit
FB Input Current
PMOSFET RON P
NMOSFET RON N
P-Channel Current Limit
EN High-Level Input Voltage
EN Low-Level Input Voltage
I
V
FB
RDS(ON)
RDS(ON)
I
V
P(LM)
V
VIN = 2.5V to 5.5V
ENH
V
VIN = 2.5V to 5.5V
ENL
= V
FB
I
= 200mA
OUT
I
= 200mA
OUT
= 2.5V to 5.5 V
IN
IN
V
= 3.6V
IN
V
= 2.5V
IN
V
= 3.6V
IN
V
= 2.5V
IN
− 50 -- 50 nA
-- 0.3 --
Ω
-- 0.4 --
-- 0.25 --
Ω
-- 0.35 --
1 -- 1.8 A
1.5 -- -- V
-- -- 0.4 V
Under Voltage Lockout Threshold -- 1.8 -- V
Hysteresis -- 0.1 -- V
Oscillator Frequency
Thermal Shutdown Temperature
V
f
OSC
T
SD
= 3.6V, I
IN
OUT
= 100mA
-- 160 -- °C
1.2 1.5 1.8 MHz
Min. On Time -- 50 -- ns
Max. Duty Cycle 100 -- -- %
LX Leakage Current V
Note 1. Stresses listed as the above “ Absolute Maximum Ratings” may cause permanent damage to the device. These are for
stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may remain possibility to affect device reliability.
Note 2. θ
Note 3. Devices are ESD sensitive. Handling precaution recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.
is measured in the natural convection at TA = 25° C on a low effective single layer thermal conductivity test board of
JA
JEDEC 51-3 thermal measurement standard. Pin 2 of SOT-23-5/TSOT-23-5 packages is the case position for θ
measurement.
= 3.6V, V
IN
= 0V or V
LX
= 3.6V − 1 -- 1 μA
LX
JC
DS8008-07 March 2011 www.richtek.com
5
RT8008
Typical Operating Characteristics
Efficiency vs. Load Current
100
VIN = 3.3V
90
80
VIN = 5V
70
60
Efficiency (%)
50
40
0.01 0.11 0.21 0.31 0.41 0.51 0.61
Load Current (A)
Output Voltage vs. Load Current
1.220
1.215
1.210
1.205
1.200
1.195
1.190
Output Voltage (V)
1.185
1.180
0 0.1 0.2 0.3 0.4 0.5 0.6
Load Current (A)
VIN = 3.3V
V
= 1.2V
OUT
VIN = 5V
VIN = 2.5V
V
= 1.2V
OUT
Efficiency vs. Input Voltage
100
I
= 300mA
OUT
90
80
I
= 600mA
OUT
70
60
Efficiency (%)
50
V
= 1.2V
40
2.5 3 3.5 4 4.5 5 5.5
OUT
Input Voltage (V)
Current Limit vs. Input Voltage
2.5
2.0
1.5
1.0
Current Limit (A)
0.5
V
= 1.2V
0.0
2 . 533 . 544 . 555 . 5
Input Voltage (V)
OUT
Frequency vs. Input Voltage
1.50
1.48
1.45
1.43
1.40
Frequency (MHz)
1.38
V
= 1.2V, I
1.35
OUT
2.5 3 3.5 4 4.5 5 5.5
Input Voltage (V)
OUT
1.50
1.48
1.45
1.43
1.40
Frequency (MHz)
1.38
= 300mA
1.35
-50 -25 0 25 50 75 100 125
Frequency vs. Temperature
V
OUT
Temperature
= 1.2V, I
(° C)
= 300mA
OUT
DS8008-07 March 2011 www.richtek.com
6
RT8008
0.6010
0.6005
0.6000
0.5995
Reference Voltage (V)
0.5990
V
OUT
(20mV/Div)
Refer enc e Voltage vs. In put Voltage
V
= 1.2V
OUT
2 . 533 . 544 . 555 . 5
Input Voltage (V)
Load Transient Response
VIN = 3.3V, V
= 1.2V, I
OUT
= 200mA to 600mA
OUT
(20mV/Div)
Output Voltage vs. Tem perature
1.25
1.23
1.21
1.19
Output Voltage (V)
1.17
1.15
VIN = 3.3V, I
-50 -25 0 25 50 75 100 125
OUT
= 0A
Temperature (°C)
Load Transient Response
VIN = 3.3V, V
V
OUT
= 1.2V, I
OUT
= 300mA to 600mA
OUT
I
OUT
(500mA/Div)
V
OUT
(5mV/Div)
V
LX
(5V/Div)
I
LX
(500mA/Div)
VIN = 3.3V, V
Time (50μs/Div)
Output Ripple
= 1.2V, I
OUT
Time (500ns/Div)
OUT
= 600mA
I
OUT
(500mA/Div)
V
EN
(2V/Div)
V
OUT
(500mV/Div)
I
IN
(200mA/Div)
VIN = 3.3V, V
Time (50μs/Div)
Power On
= 1.2V, I
OUT
Time (100μs/Div)
OUT
= 600mA
DS8008-07 March 2011 www.richtek.com
7
RT8008
Power Off
V
EN
(2V/Div)
V
OUT
(500mV/Div)
I
IN
(200mA/Div)
VIN = 3.3V, V
= 1.2V, I
OUT
OUT
Time (100μs/Div)
= 600mA
DS8008-07 March 2011 www.richtek.com
8
Applications Information
The basic RT8008 application circuit is shown in Typical
Application Circuit. External component selection is
determined by the maximum load current and begins with
the selection of the inductor value and operating frequency
followed by CIN and C
OUT
.
RT8008
current is exceeded. This results in an abrupt increase in
inductor ripple current and consequent output voltage ripple.
Do not allow the core to saturate!
Different core materials and shapes will change the size/
current and price/current relationship of an inductor.
Inductor Selection
For a given input and output voltage, the inductor value
and operating frequency determine the ripple current. The
ripple current ΔI L increases with higher VIN and decreases
with higher inductance.
Δ I
V
⎡
=
L
⎢
L f
×
⎣
V
⎡
⎤
1
−
⎢
⎥
⎣
⎦
⎤
OUT OUT
⎥
V
IN
⎦
Having a lower ripple current reduces the ESR losses in
the output capacitors and the output voltage ripple. Highest
efficiency operation is achieved at low frequency with small
ripple current. This, however, requires a large inductor.
A reasonable starting point for selecting the ripple current
is Δ IL = 0.4(I
). The largest ripple current occurs at the
MAX
highest VIN. To guarantee that the ripple current stays
below a specified maximum, the inductor value should be
chosen according to the following equation :
⎡
L(MAX)
⎤
V
1
−
⎢
⎥
V
IN(MAX)
⎣
⎦
⎡
V
L
=
OUT
⎢
I f
Δ ×
⎣
OUT
⎤
⎥
⎦
Inductor Core Selection
Once the value for L is known, the type of inductor must
be selected. High efficiency converters generally cannot
afford the core loss found in low cost powdered iron cores,
forcing the use of more expensive ferrite or mollypermalloy
cores. Actual core loss is independent of core size for a
fixed inductor value but it is very dependent on the
inductance selected. As the inductance increases, core
losses decrease. Unfortunately, increased inductance
requires more turns of wire and therefore copper losses
will increase.
Ferrite designs have very low core losses and are preferred
at high switching frequencies, so design goals can
concentrate on copper loss and preventing saturation.
Ferrite core material saturates “hard” , which means that
inductance collapses abruptly when the peak design
Toroid or shielded pot cores in ferrite or permalloy materials
are small and don’ t radiate energy but generally cost
more than powdered iron core inductors with similar
characteristics. The choice of which style inductor to use
mainly depends on the price vs size requirements and
any radiated field/EMI requirements.
CIN and C
Selection
OUT
The input capacitance, CIN, is needed to filter the
trapezoidal current at the source of the top MOSFET. To
prevent large ripple voltage, a low ESR input capacitor
sized for the maximum RMS current should be used. RMS
current is given by :
V
I I
OUT(MAX) RMS
OUT
V
This formula has a maximum at VIN = 2V
= I
/2. This simple worst-case condition is commonly
OUT
V
IN
1
− =
V
OUT
IN
, where I
OUT
RMS
used for design because even significant deviations do
not offer much relief. Note that ripple current ratings from
capacitor manufacturers are often based on only 2000
hours of life which makes it advisable to further derate the
capacitor, or choose a capacitor rated at a higher
temperature than required. Several capacitors may also
be paralleled to meet size or height requirements in the
design.
The selection of C
is determined by the effective series
OUT
resistance (ESR) that is required to minimize voltage ripple
and load step transients, as well as the amount of bulk
capacitance that is necessary to ensure that the control
loop is stable. Loop stability can be checked by viewing
the load transient response as described in a later section.
The output ripple, ΔV
⎡
ESR ΔIΔV
L OUT
⎢
⎣
, is determined by :
OUT
⎤
1
+ ≤
8fC
OUT
⎥
⎦
The output ripple is highest at maximum input voltage
since ΔI L increases with input voltage. Multiple capacitors
placed in parallel may be needed to meet the ESR and
RMS current handling requirements. Dry tantalum, special
DS8008-07 March 2011 www.richtek.com
9
RT8008
polymer, aluminum electrolytic and ceramic capacitors are
all available in surface mount packages. Special polymer
capacitors offer very low ESR but have lower capacitance
density than other types. Tantalum capacitors have the
highest capacitance density but it is important to only
use types that have been surge tested for use in switching
power supplies. Aluminum electrolytic capacitors have
significantly higher ESR but can be used in cost-sensitive
applications provided that consideration is given to ripple
current ratings and long term reliability. Ceramic capacitors
have excellent low ESR characteristics but can have a
high voltage coefficient and audible piezoelectric effects.
The high Q of ceramic capacitors with trace inductance
can also lead to significant ringing.
Using Ceramic In put and Output Capacitors
Higher values, lower cost ceramic capacitors are now
becoming available in smaller case sizes. Their high ripple
current, high voltage rating and low ESR make them ideal
for switching regulator applications. However, care must
be taken when these capacitors are used at the input and
output. When a ceramic capacitor is used at the input
and the power is supplied by a wall adapter through long
wires, a load step at the output can induce ringing at the
input, VIN. At best, this ringing can couple to the output
and be mistaken as loop instability. At worst, a sudden
inrush of current through the long wires can potentially
cause a voltage spike at VIN large enough to damage the
part.
Output Voltage Programming
The resistive divider allows the VFB pin to sense a fraction
of the output voltage as shown in Figure 4.
V
OUT
Efficiency Considerations
The efficiency of a switching regulator is equal to the output
power divided by the input power times 100%. It is often
useful to analyze individual losses to determine what is
limiting the efficiency and which change would produce
the most improvement. Efficiency can be expressed as :
Efficiency = 100% − (L1+ L2+ L3+ ...)
where L1, L2, etc. are the individual losses as a percentage
of input power. Although all dissipative elements in the
circuit produce losses, two main sources usually account
for most of the losses : VIN quiescent current and I2R
losses. The VIN quiescent current loss dominates the
efficiency loss at very low load currents whereas the I2R
loss dominates the efficiency loss at medium to high load
currents. In a typical efficiency plot, the efficiency curve
at very low load currents can be misleading since the
actual power lost is of no consequence.
1. The VIN quiescent current is due to two components :
the DC bias current as given in the electrical characteristics
and the internal main switch and synchronous switch gate
charge currents. The gate charge current results from
switching the gate capacitance of the internal power
MOSFET switches. Each time the gate is switched from
high to low to high again, a packet of charge Δ Q moves
from VIN to ground.
The resulting ΔQ/Δ t is the current out of VIN that is typically
larger than the DC bias current. In continuous mode,
I
GATECHG
= f(QT+QB)
where QT and QB are the gate charges of the internal top
and bottom switches. Both the DC bias and gate charge
losses are proportional to VIN and thus their effects will
be more pronounced at higher supply voltages.
R1
FB
RT8008
GND
R2
Figure 4. Setting the Output Voltage
For adjustable about voltage mode, the output voltage is
set by an external resistive divider according to the following
equation :
where V
10
REF OUT
is the internal reference voltage (0.6V typ.)
REF
R1
(1 V V
)
+ =
R2
2. I2R losses are calculated from the resistances of the
internal switches, RSW and external inductor RL. In
continuous mode the average output current flowing
through inductor L is “chopped” between the main switch
and the synchronous switch. Thus, the series resistance
looking into the LX pin is a function of both top and bottom
MOSFET R
RSW = R
The R
DS(ON)TOP
DS(ON)
and the duty cycle (DC) as follows :
DS(ON)
x DC + R
DS(ON)BOT
x (1−DC)
for both the top and bottom MOSFETs can be
obtained from the Typical Performance Characteristics
DS8008-07 March 2011 www.richtek.com
RT8008
curves. Thus, to obtain I2R losses, simply add RSW to R
and multiply the result by the square of the average output
current.
Other losses including CIN and C
ESR dissipative
OUT
losses and inductor core losses generally account for less
than 2% of the total loss.
Thermal Considerations
The maximum power dissipation depends on the thermal
resistance of IC package, PCB layout, the rate of
surroundings airflow and temperature difference between
junction to ambient. The maximum power dissipation can
be calculated by following formula :
P
Where T
temperature 125° C, T
θ
= ( T
D(MAX)
J(MAX)
is the junction to ambient thermal resistance.
JA
- TA ) / θ
J(MAX)
JA
is the maximum operation junction
is the ambient temperature and the
A
For recommended operating conditions specification of
RT8008 DC/DC converter, where T
is the maximum
J (MAX)
junction temperature of the die (125° C) and TA is the
maximum ambient temperature. The junction to ambient
thermal resistance θ JA is layout dependent. For
SOT-23-5/TSOT-23-5 packages, the thermal resistance θ
JA
is 250° C/W on the standard JEDEC 51-3 single-layer
thermal test board. The maximum power dissipation at
TA = 25° C can be calculated by following formula :
P
= ( 125° C - 25° C ) / 250 = 0.4 W for SOT-23-5/
D(MAX)
TSOT-23-5 packages
The maximum power dissipation depends on operating
ambient temperature for fixed T
and thermal
J(MAX)
resistance θ JA. For RT8008 packages, the Figure 5 of
derating curves allows the designer to see the effect of
rising ambient temperature on the maximum power
allowed.
Where TC is the package case (Pin 2 of package leads)
L
temperature measured by thermal sensor, P
dissipation defined by user's function and the θ JC is the
junction to case thermal resistance provided by IC
manufacturer. Therefore it's easy to estimate the junction
temperature by any condition.
Checking Tra n sient Re spon se
The regulator loop response can be checked by looking
at the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
a load step occurs, V
equal to ΔI
resistance of C
discharge C
(ESR), where ESR is the effective series
LOAD
OUT
generating a feedback error signal used
OUT
by the regulator to return V
During this recovery time, V
immediately shifts by an amount
OUT
. ΔI
also begins to charge or
LOAD
to its steady-state value.
OUT
can be monitored for
OUT
overshoot or ringing that would indicate a stability problem.
450
400
350
300
250
200
150
100
50
Maximum Power Dissipation (mW)
0
0 20 40 60 80 100 120 140
SOT-23-5, TSOT-23-5 Packages
Ambient Temperature (°C)
Single Layer PCB
Figure 5. Derating Curves for RT8008 Package
Layout Considerations
Follow the PCB layout guidelines for optimal performance
of RT8008.
is the power
D
The value of junction to case thermal resistance θ JC is
popular for users. This thermal parameter is convenient
for users to estimate the internal junction operated
temperature of packages while IC operating. It's
` For the main current paths as indicated in bold lines in
Figure 6, keep their traces short and wide.
` Put the input capacitor as close as possible to the device
pins (VIN and GND).
independent of PCB layout, the surroundings airflow effects
and temperature difference between junction to ambient.
The operated junction temperature can be calculated by
following formula :
TJ = TC + PD x θ
DS8008-07 March 2011 www.richtek.com
JC
` LX node is with high frequency voltage swing and should
be kept small area. Keep analog components away from
LX node to prevent stray capacitive noise pick-up.
11
RT8008
} Connect feedback network behind the output capacitors.
Keep the loop area small. Place the feedback
components near the RT8008.
} Connect all analog grounds to a command node and
then connect the command node to the power ground
behind the output capacitors.
} An example of 2-layer PCB layout is shown in Figure 7
to Figure 8 for reference.
F i gu r e 7 . T op La y er F i gu r e 8 . B o tt o m La y er
V
IN
C3
RT8008
4
VIN
1
EN FB
J1
GND
V
IN
LX
L1
3
C1
5
2
C2
R1
R2
V
OUT
C4
10uF
Figure 6. EVB Schematic
Suggested Inductors
Component
Supplier
Series
Inductance
(µ H)
DCR
(mΩ )
Current Rating
(mA)
Dimensions
(mm)
TAIYO YUDEN NR 3015 2.2 60 1480 3 x 3 x 1.5
TAIYO YUDEN NR 3015 4.7 120 1020 3 x 3 x 1.5
Sumida CDRH2D14 2.2 75 1500 4.5 x 3.2 x 1.55
Sumida CDRH2D14 4.7 135 1000 4.5 x 3.2 x 1.55
GOTREND GTSD32 2.2 58 1500 3.85 x 3.85 x 1.8
GOTREND GTSD32 4.7 146 1100 3.85 x 3.85 x 1.8
Suggested Capacitors for CIN and C
Component Supplier Part No. Capacitance (µ F) Case Size
TDK C1608JB0J475M 4.7 0603
TDK C2012JB0J106M 10 0805
MURATA GRM188R60J475KE19 4.7 0603
MURATA GRM219R60J106ME19 10 0805
MURATA GRM219R60J106KE19 10 0805
TAIYO YUDEN JMK107BJ475RA 4.7 0603
TAIYO YUDEN JMK107BJ106MA 10 0603
TAIYO YUDEN JMK212BJ106RD 10 0805
OUT
DS8008-07 March 2011 www.richtek.com
12
Outline Dimension
RT8008
H
D
L
C
b
A
e
Dimensions In Millimeters Dimensions In Inches
Symbol
Min Max Min Max
A 0.889 1.295 0.035 0.051
A1 0.000 0.152 0.000 0.006
B 1.397 1.803 0.055 0.071
b 0.356 0.559 0.014 0.022
C 2.591 2.997 0.102 0.118
D 2.692 3.099 0.106 0.122
B
A1
e 0.838 1.041 0.033 0.041
H 0.080 0.254 0.003 0.010
L 0.300 0.610 0.012 0.024
SOT-23-5 Surface Mount Package
DS8008-07 March 2011 www.richtek.com
13
RT8008
H
D
L
C
b
A
e
B
A1
Dimensions In Millimeters Dimensions In Inches
Symbol
Min Max Min Max
A 0.700 1.000 0.028 0.039
A1 0.000 0.100 0.000 0.004
B 1.397 1.803 0.055 0.071
b 0.300 0.559 0.012 0.022
C 2.591 3.000 0.102 0.118
D 2.692 3.099 0.106 0.122
e 0.838 1.041 0.033 0.041
H 0.080 0.254 0.003 0.010
L 0.300 0.610 0.012 0.024
TSOT-23-5 Surface Mount Package
Richtek Technology Corporation
Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611
Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit
design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be
guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.
14
Richtek Technology Corporation
Taipei Office (Marketing)
5F, No. 95, Minchiuan Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)86672399 Fax: (8862)86672377
Email: marketing@richtek.com
DS8008-07 March 2011 www.richtek.com