Renesas M3A-HS85 User Manual

REJ10J1564-0104
A
32
SH7285 CPU Board
M3
-HS85
User's Manual
Renesas 32-Bit RISC Microcomputers
SuperH
RISCengine Family / SH7285 Group
Rev. 1.04 Issued: Jul 15, 2008
Notes regarding these materials
1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Table of Contents

Chapter1 Overview..............................................................................................................................1-1
1.1 Overview .................................................................................................................................................................... 1-2
1.2 Configuration..............................................................................................................................................................1-2
1.3 External Specifications...............................................................................................................................................1-3
1.4 External View .............................................................................................................................................................1-4
1.5 M3A-HS85 Block Diagram.......................................................................................................................................... 1-5
1.6 M3A-HS85 Board Overview .......................................................................................................................................1-6
1.7 M3A-HS85 Memory Mapping.....................................................................................................................................1-8
1.8 Absolute Maximum Ratings...................................................................................................................................... 1-11
1.9 Recommended Operating Conditions ...................................................................................................................... 1-11
Chapter2 Functional Overview ............................................................................................................2-1
2.1 Functional Overview................................................................................................................................................... 2-2
2.2 CPU............................................................................................................................................................................ 2-3
2.3 Memory ...................................................................................................................................................................... 2-4
2.3.1 SH7285 On-Chip Memory................................................................................................................................. 2-4
2.3.2 SRAM................................................................................................................................................................ 2-4
2.3.3 SDRAM.............................................................................................................................................................2-5
2.3.4 EEPROM...........................................................................................................................................................2-6
2.4 Serial Port Interface.................................................................................................................................................... 2-7
2.5 I/O Ports.....................................................................................................................................................................2-8
2.6 Power Supply Module...............................................................................................................................................2-11
2.7 USB Interface...........................................................................................................................................................2-12
2.8 Clock Module............................................................................................................................................................ 2-13
2.9 Reset Module........................................................................................................................................................... 2-14
2.10 Interrupt Switches................................................................................................................................................... 2-14
2.11 E10A-USB Interface...............................................................................................................................................2-15
Chapter3 Operational Specifications...................................................................................................3-1
3.1 M3A-HS85 Connectors Outline.................................................................................................................................. 3-2
3.1.1 H-UDI Connector (J1, J2).................................................................................................................................. 3-3
3.1.2 Serial Port Connector (J3)................................................................................................................................. 3-5
3.1.3 Power Supply Connector (J4) ........................................................................................................................... 3-6
3.1.4 External Power Supply Connector for SH7285 (J5, J6).....................................................................................3-7
3.1.5 DC Power Jack (J7) .......................................................................................................................................... 3-8
3.1.6 Extension Connectors (J8-J12).........................................................................................................................3-9
3.1.7 Extension Connector (J13).............................................................................................................................. 3-15
3.1.8 USB Connector (J14)......................................................................................................................................3-16
3.1.9 GND Connector (J15) ..................................................................................................................................... 3-17
3.2 Outline of Switches and LEDs..................................................................................................................................3-18
3.2.1 CPU Power Supply Select Jumpers (JP1) ...................................................................................................... 3-19
3.2.2 External Power Supply Select Jumper (JP2, JP3, JP4, JP5)..........................................................................3-20
3.2.3 FWE Pin Select Jumper (JP6)......................................................................................................................... 3-21
Rev. 1.04 2008.07.15 (i) REJ10J1564-0104
3.2.4 Serial Port Select Jumper (JP7, JP8)..............................................................................................................3-22
3.2.5 Switch and LED Functions.............................................................................................................................. 3-23
3.2.6 Jumper Switch Setting when Using Development Tool................................................................................... 3-25
3.3 Board Dimensions of M3A-HS85.............................................................................................................................. 3-26
Appendix.............................................................................................................................................A-1
M3A-HS85 SCHEMATICS
Rev. 1.04 2008.07.15 (ii) REJ10J1564-0104

Chapter1Overview

Chapter1
Overview
1-1
1
1.1 Overview

1.1 Overview

The M3A-HS85 is the CPU board designed for users to evaluate the functionalit y and performance of the SH7285 group of Renesas Technology original microcomputer, as well as develop and evaluate the application software for this group of microcomputers. The Sh7285s data bus, address bus and various internal peripheral circuit function pins are connected to the extension connector of the M3A-HS85, al lowing users to evaluate the timing relationship with peripheral devices using measurement instruments or develop extension boards tailored to suit development purposes. Furthermore, the E10A-USB or the on-chip emulator made by Renesas Technology can also be connected to the M3A-HS85.

1.2 Configuration

Figure 1.2.1 shows an example of system configuration using the M3A-HS85.
SH7285 CPU Board
M3A-HS85
Serial port connector
USB
Extension connector
High-performance Embeded Workshop(HEW)
SuperH RISC engine C/C++ compiler package
* : It is necessary to prepare separately for software development.
*
*
Figure 1.2.1 Example System Configuration of M3A-HS85
SH7285
HEW
debugger
Host
computer
USB
*
DC 5V
Power Supply
(1.5A min.)
H-UDI connector
(14-pin or 36-pin)
E10A-USB
*
*
Overview
Rev.1.04 2008.07.10 REJ10J1564-0104
1-2
1

1.3 External Specifications

Table 1.3.1 lists the external specifications of M3A-HS85.
Table 1.3.1 External Specifications of M3A-HS85
No. Item Content
SH7285
z Input(XIN) Clock: 12.5 MHz z CPU Clock: Maximum 100 MHz
1 CPU
2 Memory
3 Connector
4 LED
5 Switch
6 Package Dimension
z Bus Clock: Maximum 50 MHz z On-chip memory
• Flash Memory: 768 KB
• RAM: 32 KB z SRAM: 2-Mbyte (16-bit bus width x 1 pc.) (Not mounted) *Can be mounted only when SH7285 is used in 3.3V. z SDRAM: 16-Mbyte (16-bit bus width x 1 pc.) (Not mounted)
*Can be mounted only when SH7285 is used in 3.3V.
z EEPROM: 128k-bit (Not mounted)
HN58X24128FPIE x 1 pc. (I
z Extension connector (Bus,I/O,VCC,GND) z USB connector (Standard-B receptacle) z Serial port connector (D-sub 9-pin) z H-UDI connector (14-pin) z H-UDI connector (36-pin) z POWER LED (1pc.) z User LED (6pcs.) z Reset switch (1pc.) z NMI switch (1pc.) z IRQ1 switch (1 pc.) z DIP switch for system setting (1pc., 4 poles) z DIP switch for user (1pc., 4 poles) z Dimensions : 100mm x 100mm z Mounting form : 6-layer, double side mounted z Board configuration : 1 board
2
C bus connection)
Overview
1.3 External Specifications
Rev.1.04 2008.07.10 REJ10J1564-0104
1-3
1

1.4 External View

Figure 1.4.1 shows the external view of M3A-HS85.
Figure 1.4.1 External View of M3A-HS85
Overview
1.4 External View
Rev.1.04 2008.07.10 REJ10J1564-0104
1-4
1

1.5 M3A-HS85 Block Diagram

Figure 1.5.1 shows the system block diagram of M3A-HS85.
SRAM
2 MB
H-UDI connector
(36-pin)
EEPROM (128 k-bit)
*
AUD
I2C
H-UDI connector
H-UDI
(14-pin)
SH7285
(100 MHz)
SCI0
(48 MHz)
(12.5 MHz)
Serial Port
Connector
USB
USBXIN
XIN
Overview
1.5 M3A-HS85 Block Diagram
USB
Connector
SDRAM
16 MB
*
16
16
16
SH7285 CPU Board
M3A-HS85
Extension Connectors
: It is not mounted.
* : It can be mounted only when SH7285 is used in 3.3V.
Figure 1.5.1 System Block Diagram of M3A-HS85
16
External bus: Maximum 50 MHz
Rev.1.04 2008.07.10 REJ10J1564-0104
1-5
1

1.6 M3A-HS85 Board Overview

Figure 1.6.1 shows the M3A-HS85 board overview.
<Top view of the component side>
Overview
1.6 M3A-HS85 Board Overview
<Top view of the solder side>
Rev.1.04 2008.07.10 REJ10J1564-0104
Figure 1.6.1 M3A-HS85 Board Overview
1-6
1
Table 1.6.1 lists the main components mounted on the M3A-HS85.
Table 1.6.1 Main Components Mounted in the M3A-HS85
Overview
1.6 M3A-HS85 Board Overview
Symbol Parts Name Remarks
U1 CPU SH7285 (Renesas) U2 SRAM Not mounted R1LV1616RSA-7S (Renesas) U3 SDRAM Not mounted EDS1216AATA-75E (Elpida) U4 EEPROM Not mounted HN58X24128FPIE (Renesas) U5 RS-232C driver SP3232ECA(Sipex) U6 Reset IC X1 X1 X2 X3 X4 J1 H-UDI connector (36pin) DX10M-36SE(50) (Hirose) J2 H-UDI connector (14pin) 7614-6002BL(3M) J3 Serial port connector XM2C-0942-132L(Omron) J4
J5
J6
J7 DC power jack J8,J10,J11 J9,J12 J13 J14 USB connector UBB-4R-D14T-4D(SN)(LF) (JST) LED1 LED2-7 SW1
SW2
SW3 SW4 SW5 NMI switch Push switch B3SN-3012 (Omron) SW6 IRQ1 switch Push switch B3SN-3012 (Omron)
Oscillator Oscillator Resonator Oscillator Resonator
Power supply connector External power supply connector External power supply connector
Extension connector Extension connector Extension connector
Power LED User LED Power switch
Reset switch
DIP switch for user DIP switch for system setting
socket
(20pin) (40pin) (14pin)
M51957BFP SG8002DC_12.5MHz (Epson)
R110-83-308(Preci-Dip) Not mounted
SG8002JF_48MHz (Epson) Not mounted
S2B-XH-A(JST) Not mounted
Not mounted
Not mounted Not mounted XG4C-2031 (Omron) Not mounted XG4C-4031 (Omron) Not mounted
Blue UB1111C (Stanley) Green SML-310MT (Rohm) MS-12AAH1 (Nihon Kaiheiki) Push switch B3SN-3012 (Omron) 4 poles A6S-4104 (Omron) 4 poles A6S-4104 (Omron)
(Renesas)
Recommended components
(Part number and manufacture)
CSTCE-G12M5 (Murata)
CSTCZ48M0X12R (Murata)
A2-2PA-2.54DSA (Hirose)
A2-2PA-2.54DSA (Hirose)
HEC0470-01-630 (HOSIDEN)
7614-6002 (Sumitomo 3M)
Rev.1.04 2008.07.10 REJ10J1564-0104
1-7
1

1.7 M3A-HS85 Memory Mapping

1.7 M3A-HS85 Memory Mapping
Figure 1.7.1, Figure 1.7.2, and Figure 1.7.3 show the memory mapping examples of SH7285 in the M3A- HS85.
Logical space of the SH7285
H'0000 0000 H'000B FFFF
H'000C 0000
MCU mode 3
(Single Chip Mode)
On-chip ROM(768KB)
H'0000 0000 H'000B FFFF H'000C 0000
M3A-HS85 Memory Mapping
On-chip ROM(768KB)
Overview
H'801F FFFF H'8020 0000
H'802F FFFF H'8030 0000
Reserved
On-chip flash memory
writing/verify space
Reserved
H'801F FFFF H'8020 0000
H'802F FFFF H'8030 0000
Reserved
On-chip flash memory
writing/verify space
Reserved
H'FFF7 FFFF H'FFF8 0000
H'FFF8 7FFF H'FFF8 8000
H'FFFB FFFF H'FFFC 0000
H'FFFC FFFF H'FFFD 0000
H'FFFD FFFF H'FFFE 0000
H'FFFF FFFF
Rev.1.04 2008.07.10 REJ10J1564-0104
H'FFF7 FFFF
On-chip RAM(32KB)
Reserved
SDRAM mode setting
H'FFF8 0000 H'FFF8 7FFF H'FFF8 8000
H'FFFB FFFF H'FFFC 0000
H'FFFC FFFF
On-chip RAM(32KB)
Reserved
SDRAM mode setting
H'FFFD 0000
Reserved
Reserved
H'FFFD FFFF
Peripheral I/O
Figure 1.7.1 Memory Mapping Example of SH7285 (MCU mode 3)
1-8
H'FFFE 0000 H'FFFF FFFF
Peripheral I/ O
1
H'0000 0000
H'03FF FFFF H'0400 0000
H'07FF FFFF H'0800 0000
H'0BFF FFFF H'0C00 0000
H'0FFF FFFF H'1000 0000
H'13FF FFFF H'1400 0000
H'17FF FFFF H'1800 0000
H'1BFF FFFF H'1C00 0000
H'1FFF FFFF H'2000 0000
Logical space of the SH7285
MCU mode 0, 1
(On-chip ROM disabled mode)
CS0 space
CS1 space
CS2 space
CS3 space
CS4 space
CS5 space
CS6 space
CS7 space
H'0000 0000
H'03FF FFFF H'0400 0000
H'07FF FFFF H'0800 0000 H'0BFF FFFF H'0C00 0000
H'0CFF FFFF H'1000 0000
H'13FF FFFF H'1400 0000
H'17FF FFFF H'1800 0000
H'1BFF FFFF H'1C00 0000
H'1FFF FFFF H'2000 0000
Overview
1.7 M3A-HS85 Memory Mapping
M3A-HS85 Memory Mapping
SRAM(2MB) *1 *2 *3
User area *3
User area
SRAM(2MB) *1 *2
User area
SDRAM(16MB) *2
User area User area
User area
SRAM(2MB) *1 *2
User area
User area
H'FFF8 7FFF H'FFF8 8000
Reserved
H'FFF7 FFFF H'FFF8 0000
H'FFFB FFFF H'FFFC 0000
H'FFFC FFFF H'FFFD 0000
On-chip RAM(32KB)
Reserved
SDRAM mode setting
Reserved
H'FFFD FFFF H'FFFE 0000
Peripheral I/O
H'FFFF FFFF
[Notes] *1CS space to assign is selected according to software. CS space which can be selected at a time is only one. *2It is initially not mounted.
*3ROM for program is necessary for CS0 space.
Figure 1.7.2 Example Memory Mapping of SH7285 (MCU mode 0,1)
H'FFF7 FFFF H'FFF8 0000 H'FFF8 7FFF H'FFF8 8000
H'FFFB FFFF H'FFFC 0000
H'FFFC FFFF H'FFFD 0000
H'FFFD FFFF H'FFFE 0000
H'FFFF FFFF
Reserved
On-chip RAM(32KB)
Reserved
SDRAM mode setting
Reserved
Peripheral I/O
Rev.1.04 2008.07.10 REJ10J1564-0104
1-9
1
H'000C 0000
H'0400 0000
H'0000 0000 H'000B FFFF
H'01FF FFFF H'0200 0000
H'03FF FFFF
H'07FF FFFF H'0800 0000
H'0BFF FFFF H'0C00 0000
H'0FFF FFFF H'1000 0000
H'13FF FFFF H'1400 0000
H'17FF FFFF H'1800 0000
H'1BFF FFFF H'1C00 0000
H'1FFF FFFF H'2000 0000
Logical space of the SH7285
MCU mode 2
(On-chip ROM enabled mode)
On-chip ROM(768KB)
Reserved
CS0 space
CS1 space
CS2 space
CS3 space
CS4 space
CS5 space
CS6 space
CS7 space
H'0000 0000
H'000B FFFF H'000C 0000
H'01FF FFFF
H'0200 0000 H'03FF FFFF H'0400 0000
H'07FF FFFF
H'0800 0000 H'0BFF FFFF
H'0C00 0000
H'0FFF FFFF
H'1000 0000 H'13FF FFFF
H'1400 0000 H'17FF FFFF
H'1800 0000 H'1BFF FFFF
H'1C00 0000 H'1FFF FFFF
H'2000 0000
Overview
1.7 M3A-HS85 Memory Mapping
M3A-HS85 Memory Mapping
On-chip ROM(768KB)
Reserved
SRAM(2MB) *1 *2
User area User area
SRAM(2MB) *1 *2
User area
SDRAM(16MB) *2
User area User area
User area
SRAM(2MB) *1 *2
User area User area
H'801F FFFF H'8020 F000
H'802F FFFF H'8030 0000
H'FFF7 FFFF H'FFF8 0000
H'FFF8 7FFF H'FFF8 8000
H'FFFB FFFF H'FFFC 0000
H'FFFC FFFF H'FFFD 0000
H'FFFD FFFF H'FFFE 0000
H'FFFF FFFF
Reserved
On-chip flash memory
writing/verify space
Reserved
On-chip RAM(32KB)
Reserved
SDRAM mode setting
Reserved
Peripheral I/O
H'801F FFFF
H'8020 F000 H'802F FFFF
H'8030 0000
H'FFF7 FFFF H'FFF8 0000
H'FFF8 7FFF H'FFF8 8000 H'FFFB FFFF H'FFFC 0000 H'FFFC FFFF H'FFFD 0000
H'FFFD FFFF H'FFFE 0000
H'FFFF FFFF
Reserved
On-chip flash memory
writing/verify space
Reserved
On-chip RAM(32KB)
Reserved
SDRAM mode setting
Reserved
Peripheral I/O
[Notes] *1CS space to assign is selected according to software. CS space which can be selected at a time is only one.
*2It is initially not mounted.
Rev.1.04 2008.07.10 REJ10J1564-0104
Figure 1.7.3 Example Memory Mapping of SH7285 (MCU mode 2)
1-10
1
1.8 Absolute Maximum Ratings

1.8 Absolute Maximum Ratings

Table 1.8.1 lists the absolute maximum rating of M3A-HS85.
Table 1.8.1 Absolute Maximum Ratings of M3A-HS85
Symbol Parameter Rated Value Remarks
Overview
5VCC 3VCC 3.3V
Topr
Tstr
Note: The ambient temperature refers to the air temperature in places closest possible to the board.
5V System Power Supply Voltage
System Power Supply Voltage Operating Ambient Temperature
Storage Ambient T emperature
-0.3V to 6.0V Relative to VSS
-0.3V to 4.6V
0°C to 50°C
-10°C to 60°C
Relative to VSS
No dewdrops allowed. Use in corrosive gas environment prohibited. No dewdrops allowed. Use in corrosive gas environment prohibited.

1.9 Recommended Operating Conditions

Table 1.9.1 lists the recommended operating conditions of M3A-HS85.
Table 1.9.1 Recommended Operating Conditions of M3A-HS85
Symbol Parameter Rated Value Remarks
5VCC 3VCC 3V
Topr
5V System Power Supply Voltage
Maximum Current Consumption in
­the Board
Operating Ambient T emperature
System Power Supply Voltage
3.0V to 3.6V
4.5V to 5.5V
Within 1A
0°C to 50°C
Relative to VSS Relative to VSS
No dewdrops allowed. Use in corrosive gas environment prohibited.
Rev.1.04 2008.07.10 REJ10J1564-0104
1-11
1
Overview
1.8 Absolute Maximum Ratings
*This is a blank page*
Rev.1.04 2008.07.10 REJ10J1564-0104
1-12

Chapter2Functional Overview

Chapter2
Functional Overview
2-1
2

2.1 Functional Overview

The M3A-HS85 is the SH7285 CPU board that has the functions listed in Table 2.1.1. Table 2.1.1 lists the functional modules of M3A-HS85.
Table 2.1.1 Functional Modules of M3A-HS85
Section Function Content
Functional Overview
2.1 Functional Overview
2.2 CPU
SH7285
Input(XIN) Clock: 12.5 MHz
CPU Clock: Maximum 100 MHz
Bus Clock: Maximum 50 MHz
On-Chip Memory
- Flash Memory: 768 kBytes
- RAM: 32 kBytes
2.3 Memory
SRAM : 2-Mbyte (16-bit bus width x 1pc.) (Not mounted)
*Can be mounted only when SH7285 is used in 3.3V.
SDRAM : 16-Mbyte(16-bit bus width x 1pc.) (Not mounted)
*Can be mounted only when SH7285 is used in 3.3V.
EEPROM : 128 kBits (Not mounted)
HN58X24128FPIE x 1 pc. (I2C bus connection)
2.4 Serial Port Interface Connects SCI0 or SCI3 of SH7285 to the serial port connector
2.5 I/O Ports Connects to the input/output ports of the SH7285
2.6 Power Supply Module Controls the system power supply of the M3A-HS85
2.7 USB Interface Connects USB pin of SH7285 to USB connector
2.8 Clock Module Controls the system clock
2.9 Reset Module Controls the device reset mounted on the M3A-HS85
2.10 Interrupt Switches Connect to the NMI pin, IRQ0 pin and test port
2.11 E10A-USB Interface SH7285 H-UDI/AUD interface
- Operational Specifications Connectors, Switches and LEDs
SH7285 extension connector
Switches and LEDs
H-UDI connector
Detailed in Chapter 3.
Rev.1.04 2008.7.10 REJ10J1564-0104
2-2
Functional Overview
2

2.2 CPU

The M3A-HS85 contains the 32-bit RISC microcomputer SH7285 that operates with a maximum 100MHz of CPU clock frequency. The SH7285 includes 768-Kbyte flash memory, and 32-Kbyte RAM, making it useful in a wide range of applications from data processing to equipment control.
The M3A-HS85 can be operated with a maximum 100MHz of CPU clock frequency (external bus maximum 50 MHz) using a 12.5 MHz input clock.
Figure 2.2.1 shows the SH7285 block diagram in the M3A-HS85.
SH7285
2.2 CPU
Clock
Mode SW
System control
LED for user
DIP switch for user
EEPROM
USB
Serial port
GPIO, Control signal, MTU2/2S, Interrupt, etc
EXTAL XTAL PA15/CK
MD1 MD0 FWE/ASEBRKAK/ASEBRK
RES NMI WDTOVF
PE9/TIOC3B/FRAME PE11/TIOC3D PE12/TIOC4A PE13/TIOC4B/MRES PE14/DACK0/TIOC4C/AH PE15/DACK1/TIOC4D/IRQOUT
PE0/TIOC0A/TIOC4AS/DREQ0 PE1/TIOC0B/TIOC4BS/TEND0 PE2/TIOC0C/TIOC4CS/DREQ1 PE3/TIOC0D/TIOC4DS/TEND1
PB2/SCL/POE1/IRQ0 PB3/SDA/POE2/IRQ1
USBXTAL USBEXTAL PB9/USPND VBUS USD+ USD­PB10
PE4/TIOC1A/RXD3 PE5/TIOC1B/TIOC3BS/TXD3
PA5/SCK1/SSCK/CS5 PA6/TCLKA/RASL PA7/TCLKB/SCK3/CASL PA8/TCLKC/TXD3/RDWR PA9/TCLKD/RXD3/CKE PA12/WRH/DQMLU/POE8 PA13/WRL/DQMLL PA14/RD PA23/TIC5W/POE0/IRQ1/AH/CKE PA22/TIC5V/CASU/POE4/IRQ2/CASL PA21/TIC5U/RASU/POE8/IRQ3/RASL
PB11/RXD2/CS6/CS2/CS0/IRQ0 PB12/TXD2/CS7/CS3/CS1/IRQ1
PD20/IRQ4/TIC5WS/SCK4/POE8 PD21/IRQ5/TIC5VS/TXD4 PD25/TIOC4CS/DREQ1 PD26/TIOC3BS/DACK1 PD27/TIOC4AS/DACK0 PD28/TIOC3DS PD29/TIOC3BS PD30/TIOC3CS/IRQOUT PD31/TIOC3AS/ADTRG
PE4/TIOC1A/RXD3 PE5/TIOC1B/TIOC3BS/TXD3 PE6/TIOC2A/TIOC3DS/SCK3 PE7/TIOC2B/RXD2/BS/UBCTRG PE8/TIOC3A/SCK2 PE10/TIOC3C/TXD2
H-UDI
Figure 2.2.1 SH7285 Block Diagram
PC0/A0/POE0
PC1/A1 PC2/A2 PC3/A3 PC4/A4 PC5/A5 PC6/A6 PC7/A7 PC8/A8
PC9/A9 PC10/A10 PC11/A11 PC12/A12
PC13/A13/IRQ0 PC14/A14/IRQ1 PC15/A15/IRQ2
PB1/A17/REFOUT/ADTRG/IRQ4 PB6/A18/BACK/POE3/IRQ5/RXD0 PB7/A19/BREQ/POE4/IRQ6/TXD0
PB8/A20/WAIT/POE8/IRQ7/SCK0
Switch by JP7 and JP8
Serial port, Extension connector (J13)
Mode SW
PD17/IRQ1/POE5/SCK3/CS2/AUDATA1 PD18/IRQ2/POE6/TXD3/CS1/AUDATA2 PD19/IRQ3/POE7/RXD3/CS0/AUDATA3
PD22/IRQ6/TIC5US/RXD4/AUDSYNC
PA2/SCK0/SCS/CS2/TCK
PA3/RXD1/SSI/CS3/TMS
PA4/TXD1/SSO/CS4/TRST
FWE/ASEBRKAK/ASEBRK
PD16/IRQ0/CS3/AUDATA0
PD24/DREQ0/TIOC4DS/AUDCK
PB0/A16/IRQ3
PD0/D0
PD1/D1 PD2/D2/TIC5U PD3/D3/TIC5V
PD4/D4/TIC5W PD5/D5/TIC5US PD6/D6/TIC5VS
PD7/D7/TIC5WS PD8/D8/TIOC3AS PD9/D9/TIOC3CS
PD10/D10/TIOC3BS PD11/D11/TIOC3DS PD12/D12/TIOC4AS PD13/D13/TIOC4BS PD14/D14/TIOC4CS PD15/D15/TIOC4DS
PA0/RXD0/CS0/TDI
PA1/TXD0/CS1/TDO
ASEMD0
PF0/AN0 PF1/AN1 PF2/AN2 PF3/AN3 PF4/AN4 PF5/AN5 PF6/AN6 PF7/AN7
Address bus
Data bus
H-UDI
AUD
A/D
Rev.1.04 2008.7.10 REJ10J1564-0104
2-3
Functional Overview
2

2.3 Memory

2.3.1 SH7285 On-Chip Memory

The SH7285 includes a 768-Kbytes flash memory and 32-Kbytes RAM.

2.3.2 SRAM

Two Mbytes of SRAM can be mounted on the M3A-HS85 (Not mounted). In the M3A-HS85 specification, 3.3V power is supplied to SRAM so that SH7285 should be used in 3.3V when SRAM is mounted (CPU power supply switch jumper (JP1) should be set to “2-3”). SRAM is controlled by the bus state controller built into SH7285. The address spaces of SRAM can be switched to CS0 space, CS2 space, and CS6 space by the pin function controller setting of SH7285.
Table 2.3.1 lists the SRAM specifications. Figure 2.3.1 shows the block diagram for the connection between SH7285 and SRAM.
Table 2.3.1 SRAM Specifications
Part Number Bus size Capacity Package
2.3 Memory
R1LV1616RSA-7S 16 bit 2 Mbytes (16-bit x 1M word x 1 pc.) 48-pin TSOP (20 x 12mm)
SH7285
PB8/A20 - PC1/A1
PB11/CS0/CS2/CS6
PA14/RD
PA8/RDWR
PA12/WRH
PA13/WRL
Figure 2.3.1 Block Diagram for Connection Between SH7285 and SRAM
20
16
Reset
3.3V
R1LV1616RSA-7
16M-bit SRAM
(1M Word ×16bit)
A19 - A0
DQ15 - DQ0PD15/D15 - PD0/D0
BYTE CS1
CS2 OE
WE
UB LB
Rev.1.04 2008.7.10 REJ10J1564-0104
2-4
Functional Overview
2

2.3.3 SDRAM

The M3A-HS85 can mount 16Mbytes of SDRAM (Not mounted). In the M3A-HS85 specification, 3.3V power is
supplied to SDRAM so that SH7285 should be used in 3.3V when SDRAM is mounted (CPU power supply switch jumper (JP1) should be set to
Table 2.3.2 lists the SDRAM specifications. Figure 2.3.2 shows the block diagram for the connection between SH7285 and SDRAM.
Specification Content
Configuration 2M words x 16 bits x 4 banks (1pc.) Capacity 16 Mbytes Access Time 5.4ns CAS Latency 2 (at 40MHz bus clock) Refresh Interval 4096 refresh cycle every 64ms Low Address A11- A0 Column Address A8 - A0 Number of Banks 4-bank operation controlled by BA0 and BA1
2-3). The SDRAM is controlled by the bus state controller built into SH7285.
Table 2.3.2 SDRAM Specifications
2.3.3 SDRAM
SH7285
PC14/A14 PC13/A13
PC12/A12-PC1/A1
PA15/CK
PA9/CKE
PB12/CS3
PA6/RASL PA7/CASL
PA8/RDWR
PA12/DQMLU
PA13/DQMLL
PD15/D15-PD0/D0
Figure 2.3.2 Block Diagram for the Connection Between SH7285 and SDRAM
BA1
11
16
BA1 BA0
BA0 A11-A0
A11-A0 CLK
CLK CKE
CKE CS#
CS RAS#
RAS CAS
CAS WE#
WE DQMU
DQMU DQML
DQML DQ15-DQ0
SDRAM
(8M Word x 16bit)
Rev.1.04 2008.7.10 REJ10J1564-0104
2-5
Loading...
+ 49 hidden pages