Renesas HD74LVC1G66 User Manual

HD74LVC1G66
Abbreviation
TBS-5V
CP
TBS-5AV CL
Single Analog Switch
REJ03D0026–0300Z
Rev.3.00
Jul. 01, 2004
Description
The HD74LVC1G66 has an analog switch in a 5-pin package. Switch section has its enable input control (CONT). High-level voltage applied to CONT turns on the switch section. Applications include signal gating chopping, modulation or demodulation (modem), and signal multiplexing for analog to digital to analog conversion systems. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life.
Features
The basic gate function is lined up as renesas uni logic series.
Supply voltage range: 1.65 to 5.5 V
Operating temperature range: –40 to +85°C
Control input: V
Ordering Information
Part Name Package Type Package Code Package
HD74LVC1G66CPE TBS-5V CP HD74LVC1G66CLE
(Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
IH
WCSP-5 pin
TBS-5AV CL
Abbreviation
Taping Abbreviation
(Quantity)
E (3,000 pcs/reel)
Article Indication
Marking
E 9 Y M
Function Table
Control Switch
LOFF HON H: High level L: Low level
Year code
Month code
Rev.3.00 Jul. 01, 2004 page 1 of 10
HD74LVC1G66
(Top view)
OUT/IN
2
Symbol
V
CC
–0.5 to 6.5
I
–0.5 to 6.5
V
O
Pin Arrangement
Height 0.5 mm
0.5 mm pitch
0.17 mm 5–Ball (CP)
0.23 mm 5–Ball (CL)
0.9 mm
34GND
CONT
OUT/IN
IN/OUT
Logic Diagram
IN/OUT OUT/IN
CONT
Absolute Maximum Ratings
2
1.4 mm
15
V
CC
(Bottom view) (Top view)
1
2
4
Pin#1 INDEX
Item Symbol Ratings Unit Test Conditions
Supply voltage range V Input voltage range Output voltage range
*1
*1, 2
Control Input clamp current I Output clamp current I Continuous output current I Continuous current through
CC
V
I
V
O IK OK O
ICC or I
–0.5 to 6.5 V –0.5 to 6.5 V –0.5 to VCC +0.5 V Output : H or L –50 mA VI < 0 ±50 mA VO < 0 or VO > V ±50 mA VO = 0 to V ±100 mA
GND
CC
CC
VCC or GND
ja
154 CPPackage Thermal impedance θ 132
°C/W
CL Storage temperature Tstg –65 to 150 °C Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two
of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
Rev.3.00 Jul. 01, 2004 page 2 of 10
HD74LVC1G66
CC
0.35
CC
0.3
CC
0.3
CC
0.3
9 20
7.5 15
5.5 10
2.3
20 30
11.5 20
4.5 7.5 15
Recommended Operating Conditions
Item Symbol Min Max Unit Conditions
Supply voltage range V Control Input voltage range V Input/Output voltage range V
CC I I/O
Input transition rise or fall rate t / ∆v
1.65 5.5 V
05.5V 0VCCV 020
010 VCC = 3.0 to 3.6 V 010
Operating free-air temperature T
a
–40 85 °C
Note: Unused or floating inputs must be held high or low.
Electrical Characteristics
Item Symbol VCC (V) Min Typ Max Unit Test condition
Input voltage
On–state switch
V
IH
V
IL
R
ON
resistance
Peak on resistance RON(P)
I
S (OFF)
leakage current
I
S (ON)
leakage current Control input
I
IN
current
CC
supply current
I
CC
Control input
C
IC
capacitance
C
I/O(OFF)
capacitance
C
I/O(ON)
Note: 1. Ta = 25°C
1.65 to 1.95 VCC×0.65 —
2.3 to 2.7 VCC×0.7
3.0 to 3.6 VCC×0.7
4.5 to 5.5 VCC×0.7
1.65 to 1.95 VCC×0.35
2.3 to 2.7 VCC×0.3
3.0 to 3.6 VCC×0.3
4.5 to 5.5 VCC×0.3
1.65 13 30 IS = 4 mA
2.3 9 20 IS = 8 mA
3.0 7.5 15 IS = 24 mA
4.5 5.5 10 IS = 32 mA
1.65 74.5 120 IS = 4 mA
2.3 20 30 IS = 8 mA
3.0 11.5 20 IS = 24 mA
4.5 7.5 15
5.5
±1.0Off-state switch — ±0.1*
5.5
±1.0On-state switch — ±0.1*
5.5
±1.0 — ±0.1*
5.5
10I — 1.0*
5.5 500 µAVC = VCC–0.6 V
5.0 3.0 pF
5.0 6.0 Switch terminal
5.0 13
ns / V
1
1
1
1
= 1.65 to 1.95 V,
V
CC
2.3 to 2.7 V
= 4.5 to 5.5 V
V
CC
Ta = –40 to 85°C
V
I
= 32 mA
S
µAVI = VCC and VO = GND or
= GND and VO = VCC,
V
I
= V
V
C
IL
µAVI = VCC or GND, VC = V
VO = Open
µAVIN = VCC or GND
µAVIN = VCC or GNDQuiescent
pF
V
I=VCC
V
I=VCC
or GND
to GND
IH
Rev.3.00 Jul. 01, 2004 page 3 of 10
HD74LVC1G66
= 500
= 50 pF, R
= 500
= 50 pF, R
= 50 pF, R
Ta = –40 to 85°C
ttt
Switching Characteristics
Item Symbol
Propagation delay time*1t
Enable time t
Disable time t
Item Symbol
Propagation delay time*1t
Enable time t
Disable time t
t
t
t
t
t
t
PLH PHL ZH ZL HZ LZ
PLH PHL ZH ZL HZ LZ
VCC = 1.8 ± 0.15 V
Ta = –40 to 85°C
Min Max
2.0 CL = 30 pF, RL = 1.0 kΩ INOUT or
Unit Test Conditions
ns
2.5 12.0 CL = 30 pF, RL = 1.0 k CONT INOUT or
2.2 10.0
CL = 30 pF, RL = 1.0 k CONT INOUT or
FROM
(Input)TO(Output)
OUTIN or
OUTIN
INOUT
OUTIN
OUTIN
VCC = 2.5 ± 0.2 V
Ta = –40 to 85°C
Min Max
1.2 CL = 30 pF, RL = 500 Ω INOUT or
Unit Test Conditions
ns
1.9 6.5 CL = 30 pF, RL = 500 CONT INOUT or
1.4 6.9
CL = 30 pF, RL = 500 CONT INOUT or
FROM
(Input)TO(Output)
OUTIN or
OUTIN
INOUT
OUTIN
OUTIN
VCC = 3.3 ± 0.3 V
FROM
(Input)TO(Output)
OUTIN or
OUTIN
INOUT
OUTIN
OUTIN
Item Symbol
Propagation delay time*1t
Enable time t
Disable time t
t
t
t
PLH PHL ZH ZL HZ LZ
Ta = –40 to 85°C
Min Max
0.8 CL = 50 pF, RL = 500 Ω INOUT or
Unit Test Conditions
ns
1.8 5.0 CL = 50 pF, RL = 500 CONT INOUT or
2.0 6.5
CL = 50 pF, RL = 500 CONT INOUT or
VCC = 5.0 ± 0.5 V
Ta = –40 to 85°C
Item Symbol
Propagation delay time*1t
Enable time t
Disable time t
t
t
t
PLH PHL ZH ZL HZ LZ
Min Max
0.6 CL = 50 pF, RL = 500 INOUT or
1.5 4.2 CL = 50 pF, RL = 500 CONT INOUT or
1.4 5.0
Unit Test Conditions
ns
CL = 50 pF, RL = 500 CONT INOUT or
Note: 1. The propagation delay is calculated RC time constant of typical on-state resistance of the switch and the
specified load capacitance, when driven by an ideal voltage source (zero output impedance).
FROM
(Input)TO(Output)
OUTIN or
OUTIN
INOUT
OUTIN
OUTIN
Rev.3.00 Jul. 01, 2004 page 4 of 10
HD74LVC1G66
= 50 pF,
= 10 k
= 50 pF,
= 10 k
fin = 10 kHz
CC
V
CC
Analog Switch Characteristics
Item V
Frequency response (Switch ON)
Crosstalk (Control input to signal output)
Feed through attenuation (Switch OFF)
Sine–wave distortion
Ta = 25°C
(V)
Min Typ Max
CC
1.65 35
2.3 120
3.0 175
4.5 195
1.65 >300 —
2.3 >300 —
3.0 >300 —
4.5 >300 —
1.65 35
2.3 50
3.0 70
4.5 100
1.65 –58
2.3 –58
3.0 –58
4.5 –58
1.65 –42
2.3 –42
3.0 –42
4.5 –42
1.65 0.1
2.3 0.025 —
3.0 0.015 —
4.5 0.01 —
1.65 0.15 —
2.3 0.025
3.0 0.015
4.5 0.01
Unit Test conditions
MHz
= 50 pF,
C
L
= 600
R
L
Adjust fin voltage to obtain 0dBm at output when fin is 1MHz (sine wave). Increase fin frequency until
CL = 5 pF, RL = 50
mV CL = 50 pF,
RL = 600
the dB–meter reads –3 dBm. 20 log(V
) = –3 dBm
O/VI
Adjust RL value to obtain 0A at I
when fin is 1MHz
IN/OUT
(square wave)
dB
= 50 pF,
C
L
= 600
R
L
Adjust fin voltage to obtain 0dBm at input when fin is 1MHz (sinewave)
= 5 pF,
C
L
R
= 50
L
C
%
= 50 pF,
L
= 10 k
R
L
fin = 1 kHz (sine–wave)
= 50 pF,
C
L
=1.4V
V
I
=2.0V
V
I
VI=2.5V
=4.0V
V
I
, VCC=1.65V
P–P
, VCC=2.3V
P–P
, VCC=3.0V
P–P
, VCC=4.5V
P–P
RL = 10 k fin = 10 kHz (sine–wave)
FROM
(Input)TO(Output)
INOUT or OUTIN
OUTIN or INOUT
CONT OUTIN or
INOUT
INOUT or OUTIN
INOUT or OUTIN
OUTIN or INOUT
OUTIN or INOUT
Operating Characteristics
Item Symbol VCC (V)
Power dissipation capacitance C
PD
Ta = 25°C
Min Typ Max
1.8 8
2.5 9
3.3 9
5.0 11
Unit Test Conditions
pF f = 10 MHz
Rev.3.00 Jul. 01, 2004 page 5 of 10
HD74LVC1G66
V =GND
or V
or GND
CC
Test Circuit
• R
ON
V =V
IN CC
• I (off), I (on)
SS
V
CC
V =V
C IH
V
CC
(ON)
GND
+
V
I
S
V
IN–OUT
V
OUT
R =
ON
V
IN–OUT
I
(Ω)
S
V =V
IN CC
or GND
V =V
C IL
V
CC
V =V
C IH
V
CC
(OFF)A
GND
V =GND
OUT
or V
CC
V =V
IN CC
or GND
(ON)A
V
CC
V
CC
GND
V
OUT
OPEN
Rev.3.00 Jul. 01, 2004 page 6 of 10
HD74LVC1G66
V
tVt
ZL
t
Test Circuit (cont.)
From Output
Load circuit
VTT
R
L
S1
OPEN
C
L
R
L
GND
TEST S1
t / t
PLH PHL
t / t
ZH HZ
t / t
ZL LZ
OPEN
GND
VTT
Input
Output
Control Input
VCC (V)
1.8±0.15
2.5±0.2
3.3±0.3
5.0±0.5
V
V
V
CC
V
CC
V
CC
V
INPUTS
I
CC
ref
/ t
t
r
2 ns
2 ns2.5 ns2.5 ns
V
ref
t
PLH
t
ZL
V
f
ref
VCC/ 2
V
CC
V
CC
V
CC
V
ref
/ 2
/ 2 / 2
2 × V 2 × V 2 × V 2 × V
V
CC CC CC CC
ref
V
ref
t
LZ
C
L
30 pF 30 pF 50 pF 50 pF
t
PHL
R
L
1.0 k 500 500 500
VVTT
0.15 V
0.15 V
0.3 V
0.3 V V
I
0 V V
OH
V
ref
V
OL
V
I
0 V
V
Output (Waveform – A)
ref
V
+ V
OL
t
ZH
t
HZ
VOH – V
Output (Waveform – B)
Notes: 1. C
includes probe and jig capacitance.
L
V
ref
2. Waveform–A is for an output with internal conditions such that the output is low except when disabled by the output control.
3. Waveform–B is for an output with internal conditions such that the output is high except when disabled by the output control.
4. All input pulses are supplied by generators having the following characteristics: PRR 10MHz, Zo = 50 .
5. The output are measured one at a time with one transition per measurement.
V
OH
V
OL
V
OH
V
OL
Rev.3.00 Jul. 01, 2004 page 7 of 10
HD74LVC1G66
µ
V
V /2
V /2
or 50
Frequency response (Switch ON)
V = V
IH
C
0.1 µF
f
in
R = 50
V
IN
L
Crosstalk (Control input to signal output)
R =
L
50
V
R =
L
600
V
CC
f = sine wave
in
V
CC
L
V
OUT
or 5 pF
(ON)
GND
V
CC
R =600
V /2
CC
L
or 50
C = 50 pF
C
V
CC
V
OUT
GND
R =
L
600
C = 50 pF
L
V /2
CC
Feedthrough attenuation (Switch OFF)
V = V
C
IL
0.1 µF
f
in
R =
L
50
V /2
CC
V
IN
R =
L
600
or 50 or 50
Sine-wave distortion
V = V
C
IH
f
10 µF
in
V
IN
600
V
V
CC
(OFF)
GND
V
V
CC
(ON)
GND
CC
CC
V /2
CC
V /2
CC
V /2
CC
R =
L
600
R =
L
10 k
C = 50 pF or 5 pF
L
10 µF
C = 50 pF
L
V
V
OUT
OUT
Rev.3.00 Jul. 01, 2004 page 8 of 10
HD74LVC1G66
Symbol
φ
C
φ
C
φ
x
Package Dimensions
TBS-5V
EIAJ Package Code
JEDEC Code
E
C
y C
Mass
D
0.001
(g)
Pin #1 index area
y
C/ /
1
A1A2A
Lead Material
Seating plane
ZD
C
B
B
A
e
12
A
5 × φ b
Cφ xMA B
M
Cφ x
ZE
e
Dimension in Millimeters
Symbol
Min Typ Max
A 0.50
0.10
A
1
A
2
0.15 0.17
b D E e x y y
1
ZD ZE
0.90
1.40
0.50
0.20
0.20
0.15
0.35
0.19
0.05
0.05
0.20
Rev.3.00 Jul. 01, 2004 page 9 of 10
HD74LVC1G66
TBS-5AV
EIAJ Package Code
JEDEC Code
E
C
*Reference value.
y C
Mass
D
0.001
(g)
Pin #1 index area
y
C/ /
1
A1A2A
Lead Material
Seating plane
ZD
C
B
B
A
e
12
A
5 × φ b
Cφ xMA B
M
Cφ x
ZE
e
Dimension in Millimeters
Symbol
Min Nom Max
A 0.50
0.155
A
1
A2
0.20
b D E e x y
y
1
ZD ZE
0.90
1.40
0.50
0.20
0.20
0.185
(0.315)*
0.25
0.05
0.05
0.20
Rev.3.00 Jul. 01, 2004 page 10 of 10
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
ology Corp. Semiconductor
Renesas Technology Corp. assumes
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
http://www.renesas.com
Colophon .1.0
Loading...