For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim's website at www.maxim-ic.com.
General Description
The MAX8625A PWM step-up/down regulator is intended to power digital logic, hard disk drives, motors, and
other loads in portable, battery-powered devices such
as PDAs, cell phones, digital still cameras (DSCs), and
MP3 players. The MAX8625A provides either a fixed
3.3V or adjustable output voltage (1.25V to 4V) at up to
0.8A from a 2.5V to 5.5V input. The MAX8625A utilizes
a 2A peak current limit.
Maxim’s proprietary H-bridge topology* provides a
seamless transition through all operating modes without
the glitches commonly seen with other devices. Four
internal MOSFETs (two switches and two synchronous
rectifiers) with internal compensation minimize external
components. A SKIP input selects a low-noise, fixedfrequency PWM mode, or a high-efficiency skip mode
where the converter automatically switches to PFM
mode under light loads for best light-load efficiency.
The internal oscillator operates at 1MHz to allow for a
small external inductor and capacitors.
The MAX8625A features current-limit circuitry that shuts
down the IC in the event of an output overload. In addition, soft-start circuitry reduces inrush current during
startup. The IC also features True Shutdown
TM
, which
disconnects the output from the input when the IC is
disabled. The MAX8625A is available in a 3mm x 3mm,
14-pin TDFN package.
Applications
PDAs and Smartphones
DSCs and Camcorders
MP3 Players and Cellular Phones
Battery-Powered Hard Disk Drive (HDD)
Features
♦ Four Internal MOSFET True H-Bridge Buck/Boost
♦ Glitch-Free, Buck-Boost Transitions
♦ Minimal Output Ripple Variation on Transitions
♦ Up to 92% Efficiency
♦ 37µA (typ) Quiescent Current in Skip Mode
♦ 2.5V to 5.5V Input Range
♦ Fixed 3.3V or Adjustable Output
♦ 1µA (max) Logic-Controlled Shutdown
♦ True Shutdown
♦ Output Overload Protection
♦ Internal Compensation
♦ Internal Soft-Start
♦ 1MHz Switching Frequency
♦ Thermal-Overload Protection
♦ Small 3mm x 3mm, 14-Pin TDFN Package
= C5 = 0.1µF to GND, Figure 4. TA= -40°C to +85°C.
Typical values are at T
A
= +25°C, unless otherwise noted.) (Note 2)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
IN, OUT, SKIP, ON to GND ......................................-0.3V to +6V
REF, FB, to GND...............................................-0.3V, (IN + 0.3V)
Note 2: Devices are production tested at TA= +25°C. Specifications over the operating temperature range are guaranteed by
design and characterization.
Note 3: Limits are guaranteed by design and not production tested.
Note 4: The idle-mode current threshold is the transition point between fixed-frequency PWM operation and idle-mode operation.
The specification is given in terms of output load current for an inductor value of 3.3µH. For the step-up mode, the idle-mode
transition varies with input to the output-voltage ratios.
ELECTRICAL CHARACTERISTICS (continued)
(VIN= 3.6V, ON = SKIP = IN, FB = GND, V
OUT
= 3.3V, LX_ unconnected, C
REF
= C5 = 0.1µF to GND, Figure 4. TA= -40°C to +85°C.
Typical values are at T
A
= +25°C, unless otherwise noted.) (Note 2)
PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITS
FB Dual-Mode ThresholdV
FB Leakage CurrentI
ON, SKIP Input High VoltageV
ON, SKIP Input Low VoltageV
The MAX8625A step-up/down architecture employs a
true H-bridge topology that combines a boost converter
and a buck converter topology using a single inductor
and output capacitor (Figure 1). The MAX8625A utilizes
a pulse-width modulated (PWM), current-mode control
scheme and operates at a 1MHz fixed frequency to
minimize external component size. A proprietary
H-bridge design eliminates mode changes when transitioning from buck to boost operation. This control
scheme provides very low output ripple using a much
smaller inductor than a conventional H-bridge, while
avoiding glitches that are commonly seen during mode
transitions with competing devices.
The MAX8625A switches at an internally set frequency
of 1MHz, allowing for tiny external components. Internal
compensation further reduces the external component
count in cost- and space-sensitive applications. The
MAX8625A is optimized for use in HDDs, DSCs, and
other devices requiring low-quiescent current for optimal light-load efficiency and maximum battery life.
Control Scheme
The MAX8625A basic noninverting step-up/down converter operates with four internal switches. The control
logic determines which two internal MOSFETs operate
to maintain the regulated output voltage. Unlike a traditional H-bridge, the MAX8625A utilizes smaller peakinductor currents, thus improving efficiency and
lowering input/output ripple.
The MAX8625A uses three operating phases during
each switching cycle. In phase 1 (fast-charge), the
inductor current ramps up with a di/dt of VIN/L. In phase
2 (slow charge/discharge), the current either ramps up
or down depending on the difference between the input
voltage and the output voltage (VIN- V
OUT
)/L. In phase 3
(discharge), the inductor current discharges at a rate of
V
OUT
/L through MOSFETs P2 and N1 (see Figure 1). An
additional fourth phase (phase 4: hold) is entered when
the inductor current falls to zero during phase 3. This
fourth phase is only used during skip operation.
The state machine (Figure 2) decides which phase to
use and when to switch phases. The converter goes
through the first three phases in the same order at all
Pin Description
PINNAMEFUNCTION
1, 2LX1
3, 4LX2
5ONEnable Input. Connect ON to the input or drive high to enable the IC. Drive ON low to disable the IC.
6SKIP
7FB
Inductor Connection 1. Connect the inductor between LX1 and LX2. Both LX1 pins must be connected
together externally. LX1 is internally connected to GND during shutdown.
Inductor Connection 2. Connect the inductor between LX1 and LX2. Both LX2 pins must be connected
together externally. LX2 is internally connected to GND during shutdown.
Mode Select Input. Connect SKIP to GND to enable skip mode. This mode provides the best overall
efficiency curve.
Connect SKIP to IN to enable forced-PWM mode. This mode provides the lowest noise, but reduces lightload efficiency compared to skip mode.
Feedback Input. Connect to ground to set the fixed 3.3V output. Connect FB to the center tap of an
external resistor-divider from the output to GND to set the output voltage to a different value. VFB regulates
to 1.25V.
8REF
9, 10OUT
11, 12GNDGround. Connect the exposed pad and GND directly under the IC.
13, 14IN
—EP
Reference Output. Bypass REF to GND with a 0.1µF ceramic capacitor. V
pulled to GND during shutdown.
Power Output. Bypass OUT to GND with two 22µF ceramic capacitors. Both OUT pins must be connected
together externally.
Power-Supply Input. Bypass IN to GND with two 22µF ceramic capacitors. Connect IN to a 2.5V to 5.5V
supply. Both IN pins must be connected together externally.
Exposed Pad. Connect to GND directly under the IC. Connect to a large ground plane for increased
thermal performance.
times. This reduces the ripple and removes any mode
transitions from boost-only or buck-only to hybrid modes
as seen in competing H-bridge converters.
The time spent in each phase is set by a PWM controller, using timers and/or peak-current regulation on a
cycle-by-cycle basis. The heart of the PWM control
block is a comparator that compares the output voltage-error feedback signal and the sum of the currentsense and slope compensation signals. The currentmode control logic regulates the inductor current as a
function of the output error voltage signal. The currentsense signal is monitored across the MOSFETs (P1, N1,
and N2). A fixed time delay of approximately 30ns
occurs between turning the P1 and N2 MOSFETs off,
and turning the N1 and P2 MOSFETs on. This dead
time prevents efficiency loss by preventing “shootthrough” current.
Step-Down Operation (V
IN
> V
OUT
)
During medium and heavy loads and V
IN
> V
OUT
,
MOSFETs P1 and N2 turn on to begin phase 1 at the
clock edge and ramp up the inductor current. The
duration of phase 1 is set by an internal timer. During
phase 2, N2 turns off, and P2 turns on to further ramp
up inductor current and also transfer charge to the output. This slow charge phase is terminated on a clock
edge and P1 is turned off. The converter now enters the
fast discharge phase (phase 3). In phase 3, N1 turns
on and the inductor current ramps down to the valley
current-regulation point set by the error signal. At the
end of phase 3, both P2 and N1 turn off and another
phase 1 is initiated and the cycle repeats.
With SKIP asserted low, during light loads when inductor current falls to zero in phase 3, the converter switches to phase 4 to reduce power consumption and avoid
shuttling current in and out of the output capacitor. If
SKIP is asserted high for forced-PWM mode, phase 4 is
not entered and current shuttling is allowed (and is
necessary to maintain the PWM operation frequency
when no load is present).
Step-Up Operation (V
IN
< V
OUT
)
During medium and heavy loads when V
IN
< V
OUT,
MOSFETs P1 and N2 turn on at the clock edge to ramp
up the inductor current. Phase 1 terminates when the
inductor current reaches the peak target current set by
the PWM comparator and N2 turns off. This is followed
by a slow-discharge phase (phase 2) instead of a
charge phase (since VINis less than V
OUT
) when P2
turns on. The slow-discharge phase terminates on a
clock edge. The converter now enters the fast-discharge phase (phase 3). During phase 3, P1 turns off
and N1 turns on. At the end of the minimum time, both
P2 and N1 turn off and the cycle repeats.
If SKIP is asserted low, during light loads when inductor
current falls to zero in phase 3, the converter switches to
phase 4 (hold) to reduce power consumption and avoid
shuttling current in and out of the output. If SKIP is high
to assert forced-PWM mode, the converter never enters
phase 4 and allows negative inductor current.
Step-Up/Down Transition-Zone Operation
(V
IN
= V
OUT
)
When V
IN
= V
OUT
, the converter still goes through the
three phases for moderate to heavy loads. However,
the maximum time is now spent in phase 2 where
inductor current di/dt is almost zero, since it is proportional to (VIN- V
OUT
). This eliminates transition glitches
Figure 2. State Diagram
FAULT
TIMEOUT
(ASYNCHRONOUS
FROM ANYWHERE)
ERROR
ON = 1
P1, P2 = OFF
N1, N2 = ON
PHASE 2
SLOW CHARGE/
DISCHARGE
OSC = ON
P1, P2 = ON
N1, N2 = OFF
T2-3
PHASE 3
FAST DISCHARGE
OSC = ON
P2, N1 = ON
P1, N2 = OFF
ON = 1, P1, P2 = OFF, N1, N2 = ON,
POWER-UP
OSC = ON AND REF = ON IF UVLO OK
T1-2
T1-3
T3-1
T3-4
(SKIP)
OFF
ON = 0
P1, P2 = OFF
N1, N2 = ON
= 0μA
I
Q
TRUN
PHASE 1
FAST-CHARGE
OSC = ON
P1, N2 = ON
P2, N1 = OFF
T4-1
PHASE 4
HOLD
OSC = OFF
N1, N2 = ON
P1, P2 = OFF
ON = 0
(ASYNCHRONOUS
FROM
ANYWHERE)
TPUP
REFOK = 0 OR
UVLO = 0
(ASYNCHRONOUS
FROM ANYWHERE)
or oscillation between the boost and buck modes as
seen in other step-up/down converters. See the switching waveforms for each of the three modes and transition waveforms in the
Typical Operating Characteristics
section.
Forced-PWM Mode
Drive SKIP high to operate the MAX8625A in forcedPWM mode. In this mode, the IC operates at a constant
1MHz switching frequency with no pulse skipping. This
scheme is desirable in noise-sensitive applications
because the output ripple is minimized and has a predictable noise spectrum. Forced PWM consumes higher
supply current at light loads due to constant switching.
Skip Mode
Drive SKIP low to operate the MAX8625A in skip mode
to improve light-load efficiency. In skip mode, the IC
switches only as necessary to maintain the output at
light loads, but still operates with fixed-frequency PWM
at medium and heavy loads. This maximizes light-load
efficiency and reduces the input quiescent current to
37µA (typ).
Load Regulation and Transient Response
During a load transient, the output voltage instantly
changes due to the ESR of the output capacitors by an
amount equal to their ESR times the change in load
current (ΔV
OUT
= R
ESR
x ΔI
LOAD
). The output voltage
then deviates further based on the speed at which the
loop compensates for the load step. Increasing the output capacitance reduces the output-voltage droop. See
the
Capacitor Selection
section. The typical application
circuit limits the output transient droop to less than 3%.
See the
Typical Operating Characteristics
section.
Soft-Start
Soft-start prevents input inrush current during startup.
Internal soft-start circuitry ramps the peak inductor current with an internal DAC in 8ms. Once the output
reaches regulation, the current limit immediately jumps
to the maximum threshold. This allows full load capability as soon as regulation is reached, even if it occurs
before the 8ms soft-start time is complete.
Shutdown
Drive ON low to place the MAX8625A in shutdown
mode and reduce supply current to less than 1µA.
During shutdown, OUT is disconnected from IN, and
LX1 and LX2 are connected to GND. Drive ON high for
normal operation.
Fault and Thermal Shutdown
The MAX8625A contains current-limit and thermal shutdown circuitry to protect the IC from fault conditions.
When the inductor current exceeds the current limit (2A
for the MAX8625A), the converter immediately enters
phase 3 and an internal 100ms timer starts. The converter continues to commutate through the three phases, spending most of its time in phase 1 and phase 3. If
the overcurrent event continues and the output is out of
regulation for the duration of the 100ms timer, the IC
enters shutdown mode and the output latches off. ON
must then be toggled to clear the fault. If the overload
is removed before the 100ms timer expires, the timer is
cleared and the converter resumes normal operation.
The thermal-shutdown circuitry disables the IC switching if the die temperature exceeds +165°C. The IC
begins soft-start once the die temperature cools by
15°C.
The MAX8625A output is nominally fixed at 3.3V.
Connect FB to GND to select the internally fixed-output
voltage. For an adjustable output voltage, connect FB
to the center tap of an external resistor-divider connected from the output to GND (R1 and R2 in Figure 3).
Select 100kΩ for R2 and calculate R1 using the following equation:
where VFB= 1.25V and V
OUT
is the desired output reg-
ulation voltage. V
OUT
must be between 1.25V and 4V.
Note that the minimum output voltage is limited by the
minimum duty cycle. V
OUT
cannot be below 1.25V.
Calculating Maximum Output Current
The maximum output current provided by the MAX8625A
circuit depends on the inductor value, switching frequency, efficiency, and input/output voltage.
See the
Typical Operating Characteristics
section for
the Maximum Load Current vs. Input Voltage graph.
Capacitor Selection
The input and output ripple currents are both discontinuous in this topology. Therefore, select at least two
22µF ceramic capacitors at the input. Select two 22µF
ceramic output capacitors. For best stability over a
wide temperature range, use X5R or better dielectric.
Inductor Selection
The recommended inductance range for the
MAX8625A is 3.3µH to 4.7µH. Larger values of L give a
smaller ripple, while smaller L values provide a better
transient response. This is because, for boost and stepup/down topologies, the crossover frequency is
inversely proportional to the value of L for a given load
and input voltage. The MAX8625A is internally compensated, and therefore, the choice of power components
for stable operation is bounded. A 3.3µH inductor with
2A rating is recommended for the 3.3V fixed output with
0.8A load.
PCB Layout and Routing
Good PCB layout is important to achieve optimal performance from the MAX8625A. Poor design can cause
excessive conducted and/or radiated noise.
Conductors carrying discontinuous currents and any
high-current path should be made as short and wide as
possible. Keep the feedback network (R1 and R2) very
close to the IC, preferably within 0.2 inches of the FB
and GND pins. Nodes with high dv/dt (switching
nodes) should be kept as small as possible and routed
away from FB. Connect the input and output capacitors
as close as possible to the IC. Refer to the MAX8625A
evaluation kit for a PCB layout example.
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
14
____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600