Rainbow Electronics MAX5102 User Manual

For free samples & the latest literature: http://www.maxim-ic.com, or phone [phone].
For small orders, phone [phone].

General Description

The MAX5102 parallel-input, voltage-output, dual 8-bit
digital-to-analog converter (DAC) operates from a single
+2.7V to +5.5V supply and comes in a space-saving
16-pin TSSOP package. Internal precision buffers
swing Rail-to-Rail®, and the reference input range
includes both ground and the positive rail. Both DACs
share a common reference input.

The MAX5102 has separate input latches for each of its
DACs. Data is transferred to the input latches from a
common 8-bit input port. The DACs are individually
selected through address input A0 and are updated by
bringing WR low.

The MAX5102 features a shutdown mode that reduces
current to 1nA, as well as a power-on reset mode that
resets all registers to code 00 hex on power-up.

Applications

Digital Gain and Offset Adjustment

Programmable Attenuators

Portable Instruments

Power-Amp Bias Control

Features

♦ +2.7V to +5.5V Single-Supply Operation

♦ Ultra-Low Supply Current

0.2mA while Operating
1nA in Shutdown Mode

♦ Ultra-Small 16-Pin TSSOP Package

♦ Ground to V

DD

Reference Input Range

♦ Output Buffer Amplifiers Swing Rail-to-Rail

♦ Power-On Reset Sets All Registers to Zero

MAX5102

+2.7V to +5.5V, Low-Power, Dual, Parallel

8-Bit DAC with Rail-to-Rail Voltage Outputs

________________________________________________________________ Maxim Integrated Products 1

19-1565; Rev 0; 10/99

PART

MAX5102AEUE

MAX5102BEUE -40°C to +85°C

-40°C to +85°C

TEMP. RANGE PIN-PACKAGE

16 TSSOP

16 TSSOP

Pin Configuration

Ordering Information

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

INL

(LSB)

±1

±2

OUTA

OUTB

MAX5102

DAC A

DAC B

INPUT

LATCH A

INPUT

LATCH B

CONTROL

LOGIC

SHDNREF

A0

WR

D0–D7

Functional Diagram

TOP VIEW

1

V

DD

REF

2

SHDN

3

4

WR

D7

5

D6

6

D5

7

D4

8

16

OUTA

15

OUTB

14

GND

MAX5102

TSSOP

13

A0

12

D0

D1

11

10

D2

9

D3

Code = FF hex

MAX5102

+2.7V to +5.5V, Low-Power, Dual, Parallel
8-Bit DAC with Rail-to-Rail Voltage Outputs

2 _______________________________________________________________________________________

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS

(VDD= V

REF

= +2.7V to +5.5V, GND = 0V, RL= 10kΩ, CL= 100pF, TA= T

MIN

to T

MAX

, unless otherwise noted. Typical values are at

V

DD

= V

REF

= +3V and TA= +25°C.)

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.

VDDto GND..............................................................-0.3V to +6V

D_, A0, WR, SHDN to GND ......................................-0.3V to +6V

REF to GND................................................-0.3V to (V

DD

+ 0.3V)

OUT_ to GND ...........................................................-0.3V to V

DD

Maximum Current into Any Pin .........................................±50mA

Continuous Power Dissipation (T

A

= +70°C)

16-Pin TSSOP (derate 5.7mW/°C above +70°C) .......457mW

Operating Temperature Range

MAX5102_EUE ..............................................-40°C to +85°C

Maximum Junction Temperature .....................................+150°C

Storage Temperature Range .............................-65°C to +150°C

Lead Temperature (soldering, 10sec) .............................+300°C

VIN= VDDor GND

MAX5102A

VDD= 3.6V to 5.5V

VDD= 2.7V to 3.6V

RL= ∞

VDD= 2.7V to 3.6V,
V

REF

= 2.5V

Code = F0 hex

Code = F0 hex

Code = 00 hex

MAX5102B

Guaranteed monotonic

Code = 00 hex

Code = 00 hex, VDD= 2.7V to 5.5V

CONDITIONS

µA

±1.0

I

IN

Input Current

V

0.8

V

IL

Input Low Voltage

3

V

2

V

IH

Input High Voltage

V

0V

REF

Output Voltage Range

pF

15

Input Capacitance

kΩ

320 460 600

Input Resistance

V

0V

DD

Input Voltage Range

1

LSB

±1

INLIntegral Nonlinearity (Note 1)

Bits

8

Resolution

LSB

1

Power-Supply Rejection

LSB/°C

±0.001

Gain-Error Temperature
Coefficient

%

±1

Gain Error (Note 2)

µV/°C

±10

Zero-Code Temperature
Coefficient

±2

LSB

±1

DNLDifferential Nonlinearity (Note 1)

mV

±20

ZCEZero-Code Error

mV

10

Zero-Code-Error Supply
Rejection

UNITSMIN TYP MAXSYMBOLPARAMETER

pF

10

C

IN

Input Capacitance

STATIC ACCURACY

REFERENCE INPUT

DAC OUTPUTS

DIGITAL INPUTS

Code = FF hex

VDD= 4.5V to 5.5V,
V

REF

= 4.096V

MAX5102

+2.7V to +5.5V, Low-Power, Dual, Parallel

8-Bit DAC with Rail-to-Rail Voltage Outputs

_______________________________________________________________________________________ 3

Note 1: Reduced digital code range (code 00 hex to code F0 hex) due to swing limitations when the output amplifier is loaded.
Note 2: Gain error is: [100 (V

F0,meas

- ZCE - V

F0,ideal

) / V

REF

]. Where V

F0,meas

is the DAC output voltage with input code F0 hex,

and V

F0,ideal

is the ideal DAC output voltage with input code F0 hex (i.e., V

REF

· 240 / 256).

Note 3: Output settling time is measured from the 50% point of the falling edge of WR to ±1/2LSB of V

OUT

’s final value.

Note 4: Channel-to-channel isolation is defined as the glitch energy at a DAC output in response to a full-scale step change on any

other DAC output. The measured channel has a fixed code of 80 hex.

Note 5: Digital feedthrough is defined as the glitch energy at any DAC output in response to a full-scale step change on all eight

data inputs with WR at V

DD

.

Note 6: R

L

= ∞, digital inputs at GND or VDD.

Note 7: Timing measurement reference level is (V

IH

+ VIL) / 2.

ELECTRICAL CHARACTERISTICS (continued)

(VDD= V

REF

= +2.7V to +5.5V, GND = 0V, RL= 10kΩ, CL= 100pF, TA= T

MIN

to T

MAX

, unless otherwise noted. Typical values are at

V

DD

= V

REF

= +3V and TA= +25°C.)

60

CONDITIONS UNITSMIN TYP MAXSYMBOLPARAMETER

From code 00 to code F0 hex

REF = 0.5Vp-p, V

REF(DC)

= 1.5V,

VDD= 3V, -3dB bandwidth

To 1/2LSB, from code 00 to code F0 hex

Code 00 to code FF hex

Code 00 to code FF hex

IDD< 5µA

Code 80 hex to code 7F hex

To ±1/2LSB of final value of V

OUT

ns

20

t

WR

WR Pulse Width

ns

0

t

DH

Data to WR Hold

ns

25

t

DS

Data to WR Setup

ns

0

t

AH

Address to WR Hold

ns

5

t

AS

Address to WR Setup

µA

0.001 1

Shutdown Current

µA

190 360

I

DD

Supply Current (Note 6)

V

2.7 5.5

V

DD

Power-Supply Voltage

µs

20

t

SDN

Time to Shutdown

µs

13

t

SDR

Shutdown Recovery Time

V/µs

0.6

Output Voltage Slew Rate

µV

RMS

60

Wideband Amplifier Noise

kHz

650

Multiplying Bandwidth

70

µs

6

Output Settling Time (Note 3)

nVs

500

Channel-to-Channel Isolation
(Note 4)

nVs

0.5

Digital Feedthrough (Note 5)

nVs

90

Digital-to-Analog Glitch Impulse

REF = 2.5Vp-p at 1kHz, V

REF(DC)

= 1.5V,

VDD= 3V, code FF hex

Signal-to-Noise plus Distortion
Ratio

SINAD dB

REF = 2.5Vp-p at 10kHz, V

REF(DC)

= 1.5V,

VDD= 3V, code FF hex

DYNAMIC PERFORMANCE

POWER SUPPLIES

DIGITAL TIMING (Figure 1) (Note 7)