LM96000
Hardware Monitor with Integrated Fan Control
General Description
The LM96000, hardware monitor, has a two wire digital
interface compatible with SMBus 2.0. Using an 8-bit Σ∆
ADC, the LM96000 measures:
– the temperature of two remote diode connected transis-
tors as well as its own die
– the VCCP, 2.5V, 3.3VSBY, 5.0V, and 12V supplies (in-
ternal scaling resistors).
To set fan speed, the LM96000 has three PWM outputs that
are each controlled by one of three temperature zones. High
and low PWM frequency ranges are supported. The
LM96000 includes a digital filter that can be invoked to
smooth temperature readings for better control of fan speed.
The LM96000 has four tachometer inputs to measure fan
speed. Limit and status registers for all measured values are
included.
Features
n 2-wire, SMBus 2.0 compliant, serial digital interface
n 8-bit Σ∆ ADC
n Monitors VCCP, 2.5V, 3.3 VSBY, 5.0V, and 12V
motherboard/processor supplies
n Monitors 2 remote thermal diodes
n Programmable autonomous fan control based on
temperature readings
n Noise filtering of temperature reading for fan control
n 1.0˚C digital temperature sensor resolution
n 3 PWM fan speed control outputs
n Provides high and low PWM frequency ranges
n 4 fan tachometer inputs
n Monitors 5 VID control lines
n 24-pin TSSOP package
n XOR-tree test mode
Key Specifications
n Voltage Measurement Accuracy
n Resolution8-bits, 1˚C
n Temperature Sensor Accuracy
n Temperature Range
— LM96000 Operational0˚C to +85˚C
— Remote Temp Accuracy0˚C to +125˚C
n Power Supply Voltage+3.0V to +3.6V
n Power Supply Current0.53 mA
Applications
n Desktop PC
n Microprocessor based equipment
(e.g. Base-stations, Routers, ATMs, Point of Sales)
November 2004
±
2% FS (max)
±
3˚C (max)
LM96000 Hardware Monitor with Integrated Fan Control
SMBCLK2Digital InputSystem Management Bus Clock. Tied to Open-drain output. 5V
VID05Digital InputVoltage identification signal from the processor. This value is read
VID16Digital InputVoltage identification signal from the processor. This value is read
VID27Digital InputVoltage identification signal from the processor. This value is read
VID38Digital InputVoltage identification signal from the processor. This value is read
VID419Digital InputVoltage identification signal from the processor. This value is read
3.3V4POWER+3.3V pin. Can be powered by +3.3V Standby power if monitoring
GND3GROUNDGround for all analog and digital circuitry.
5V20Analog InputAnalog input for +5V monitoring.
12V21Analog InputAnalog input for +12V monitoring.
2.5V22Analog InputAnalog input for +2.5V monitoring.
VCCP_IN23Analog InputAnalog input for VCCP (processor voltage) monitoring.
System Management Bus Data. Open-drain output. 5V tolerant,
SMBus 2.0 compliant.
tolerant, SMBus 2.0 compliant.
in the VID0–VID4 Status Register.
in the VID0–VID4 Status Register.
in the VID0–VID4 Status Register.
in the VID0–VID4 Status Register.
in the VID0–VID4 Status Register.
in low power states is required. This pin also serves as the analog
input to monitor the 3.3V supply. This pin should be bypassed
with a 0.1µf capacitor in parallel with 100pf. A bulk capacitance of
approximately 10µf needs to be in the near vicinity of the
LM96000.
20084602
www.national.com2
Pin Descriptions (Continued)
SymbolPinTypeName and Function/Connection
Remote1+18Remote Thermal
Remote1−17Remote Thermal
Remote
Remote2+16Remote Thermal
Remote2−15Remote Thermal
TACH111Digital InputInput for monitoring tachometer output of fan 1.
TACH212Digital InputInput for monitoring tachometer output of fan 2.
TACH39Digital InputInput for monitoring tachometer output of fan 3.
Diode Positive
Input
Diode Negative
Input
Diode Positive
Output
Diode Negative
Input
LM96000
Positive input (current source) from the first remote thermal diode.
Serves as the positive input into the A/D. Connected to
THERMDA pin of Pentium processor or the base of a diode
connected MMBT3904 NPN transistor.
Negative input (current sink) from the first remote thermal diode.
Serves as the negative input into the A/D. Connected to
THERMDC pin of Pentium processor or the emmiter of a diode
connected MMBT3904 NPN transistor.
Positive input (current source) from the first remote thermal diode.
Serves as the positive input into the A/D. Connected to
THERMDA pin of Pentium processor or the base of a diode
connected MMBT3904 NPN transistor.
Negative input (current sink) from the first remote thermal diode.
Serves as the negative input into the A/D. Connected to
THERMDC pin of Pentium processor or the emmiter of a diode
connected MMBT3904 NPN transistor.
Fan Tachometer Inputs
Fan Control
TACH4/Address
Select
PWM1/xTest
Out
PWM210Digital Open-Drain
PWM3/Address
Enable
14Digital InputInput for monitoring tachometer output of fan 4. If in Address
24Digital Open-Drain
Output
Output
13Digital Open-Drain
Output
Select Mode, determines the SMBus address of the LM96000.
Fan speed control 1. When in XOR tree test mode, functions as
XOR Tree output.
Fan speed control 2.
Fan speed control 3. Pull to ground at power on to enable
Address Select Mode (Address Select pin controls SMBus
address of the device).
www.national.com3
Absolute Maximum Ratings (Notes 1, 2)
If Military/Aerospace specified devices are required,
LM96000
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Storage Temperature−65˚C to +150˚C
Soldering process must comply with National’s reflow
temperature profile specifications. Refer to
www.national.com/packaging/. (Note 6)
Supply Voltage, V+−0.5V to 6.0V
Voltage on Any Digital Input or
−0.5V to 6.0V
Operating Ratings (Notes 1, 2)
Output Pin
Voltage on 12V Analog Input−0.5V to 16V
Voltage on 5V Analog Input−0.5V to 6.66V
Voltage on Remote1+, Remote2+, −0.5V to (V+ + 0.05V)
±
Current on Remote1−, Remote2−
1mA
Voltage on Other Analog Inputs−0.5V to 6.0V
Input Current on Any Pin (Note 3)
Package Input Current (Note 3)
Package Dissipation at T
= 25˚CSee (Note 5)
A
±
5mA
±
20 mA
ESD Susceptibility (Note 4)
Human Body Model2500V
Machine Model250V
LM96000 Operating Temperature
Range
Remote Diode Temperature Range0˚C ≤ T
Supply Voltage (3.3V nominal)+3.0V to +3.6V
V
Voltage Range
IN
+12V V
IN
+5V V
IN
+3.3V V
IN
VCCP_IN and All Other Inputs −0.05V to (V+ + 0.05V)
VID0–VID4−0.05V to 5.5V
Typical Supply Current0.53 mA
0˚C ≤ T
D
−0.05V to 16V
−0.05V to 6.66V
3.0V to 4.4V
DC Electrical Characteristics
The following specifications apply for V+ = 3.0V to 3.6V, and all analog input source impedance RS=50Ω unless otherwise
specified in conditions. Boldface limits apply for T
the ambient temperature of the LM96000; T
is the junction temperature of the LM96000; TDis the thermal diode junction tem-
J
A=TJ
over T
perature.
SymbolParameterConditionsTypical
POWER SUPPLY CHARACTERISTICS
Supply Current (Note 9)Converting, Interface and
Power-On Reset Threshold Voltage1.6V (min)
TEMPERATURE TO DIGITAL CONVERTER CHARACTERISTICS
Resolution1
Temperature Accuracy (See (Note 10) for Thermal
Diode Processor Type)
Temperature Accuracy using Internal Diode (Note
11)
I
DS
External Diode Current SourceHigh Level188280µA (max)
External Diode Current Ratio16
ANALOG TO DIGITAL CONVERTER CHARACTERISTICS
TUETotal Unadjusted Error(Note 12)
DNLDifferential Non-linearity1LSB
Power Supply Sensitivity
Total Monitoring Cycle Time (Note 13)All Voltage and
MIN
=0˚C to T
=85˚C; all other limits TA=TJ= 25˚C. TAis
MAX
Limits
(Note 7)
(Note 8)
1.83.5mA (max)
Fans Inactive, Peak
Current
Converting, Interface and
0.53mA
Fans Inactive, Average
Current
2.8V (max)
8
=25˚C
T
D
T
=0˚C to 100˚C
D
T
=100˚C to 125˚C
D
±
1
±
1
±
2.5˚C (max)
±
3˚C (max)
±
4˚C (max)
±
3˚C (max)
Low Level11.75µA
±
2%FS (max)
±
1%/V
182200ms (max)
Temperature readings
≤ +85˚C
A
≤ +125˚C
Units
(Limits)
˚C
Bits
www.national.com4
DC Electrical Characteristics (Continued)
The following specifications apply for V+ = 3.0V to 3.6V, and all analog input source impedance RS=50Ω unless otherwise
specified in conditions. Boldface limits apply for T
the ambient temperature of the LM96000; T
is the junction temperature of the LM96000; TDis the thermal diode junction tem-
J
A=TJ
over T
perature.
SymbolParameterConditionsTypical
Input Resistance, all analog inputs210140kΩ (min)
DIGITAL OUTPUT: PWM1, PWM2, PWM3, XTESTOUT
I
OL
V
OL
Logic Low Sink CurrentVOL=0.4V8mA (min)
Logic Low LevelI
SMBUS OPEN-DRAIN OUTPUT: SMBDAT
V
OL
I
OH
Logic Low Output VoltageI
High Level Output CurrentV
SMBUS INPUTS: SMBCLK. SMBDAT
V
V
V
IH
IL
HYST
Logic Input High Voltage2.1V (min)
Logic Input Low Voltage0.8V (max)
Logic Input Hysteresis Voltage300mV
DIGITAL INPUTS: ALL
V
IH
V
IL
V
TH
I
IH
I
IL
C
IN
Logic Input High Voltage2.1V (min)
Logic Input Low Voltage0.8V (max)
Logic Input Threshold Voltage1.5V
Logic High Input CurrentVIN= V+0.00510µA (max)
Logic Low Input CurrentVIN= GND−0.005−10µA (max)
Digital Input Capacitance20pF
MIN
=0˚C to T
=85˚C; all other limits TA=TJ= 25˚C. TAis
MAX
Limits
(Note 7)
(Note 8)
400kΩ (max)
=+8mA0.4V (max)
OUT
=+4mA0.4VV (max)
OUT
= V+0.110µA (max)
OUT
LM96000
Units
(Limits)
AC Electrical Characteristics
The following specifications apply for V+ = 3.0V to 3.6V unless otherwise specified in conditions. Boldface limits apply for T
=TJover T
SymbolParameterConditionsTypical
TACHOMETER ACCURACY
FAN PWM OUTPUT
SPIKE SMOOTHING FILTER
SMBUS TIMING CHARACTERISTICS
f
SMB
MIN
=0˚C to T
=85˚C; all other limits TA=TJ= 25˚C.
MAX
Limits
(Note 7)
Fan Count Accuracy
(Note 8)
±
10% (max)
(Limits)
Fan Full-Scale Count65536(max)
Fan Counter Clock Frequency90kHz
Fan Count Conversion Time0.71.4sec (max)
Frequency Setting Accuracy
±
10% (max)
Frequency Range10
30
Duty-Cycle RangeLow frequency range0to100 % (max)
Duty-Cycle Resolution (8-bits)0.390625%
Spin-Up Time Interval Range100
4000
Spin-Up Time Interval Accuracy
Time Interval Deviation
±
10% (max)
±
10% (max)
Time Interval Range35
0.8
SMBus Operating Frequency10
100
kHz (min)
kHz (max)
A
Units
Hz
kHz
ms ms
sec
sec
www.national.com5
AC Electrical Characteristics (Continued)
The following specifications apply for V+ = 3.0V to 3.6V unless otherwise specified in conditions. Boldface limits apply for T
=TJover T
LM96000
SymbolParameterConditionsTypical
f
BUF
t
HD_STA
t
SU:STA
t
SU:STO
t
HD:DAT
t
SU:DAT
t
TIMEOUT
t
LOW
t
HIGH
t
F
t
R
t
POR
MIN
=0˚C to T
=85˚C; all other limits TA=TJ= 25˚C.
MAX
Limits
(Note 7)
SMBus Free Time Between Stop And
(Note 8)
4.7µs (min)
Start Condition
Hold Time After (Repeated) Start
4.0µs (min)
Condition (after this period, the first
clock is generated)
Repeated Start Condition Setup Time4.7µs (min)
Stop Condition Setup Time4.0µs (min)
Data Output Hold Time300ns (min)
930ns (max)
Data Input Setup Time250ns (min)
Data And Clock Low Time To Reset
Of SMBus Interface Logic(Note 14)
25
35
Clock Low Period4.7µs (min)
Clock High Period4.0
50
Clock/Data Fall Time300ns (max)
Clock/Data Rise Time1000ns (max)
Time from Power-On-Reset to
V+>2.8V500ms (max)
LM96000 Reset and Operational
A
Units
(Limits)
ms (min)
ms (max)
µs (min)
µs (max)
20084603
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2: All voltages are measured with respect to GND, unless otherwise noted.
Note 3: When the input voltage (V
maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5mAto four. Parasitic components
and/or ESD protection circuitry are shown below for the LM96000’s pins. The nominal breakdown voltage the zener is 6.5V. Care should be taken not to forward bias
the parasitic diode D1 present on pins D+ and D−. Doing so by more that 50 mV may corrupt temperature measurements. SNP stands for snap-back device.
www.national.com6
) at any pin exceeds the power supplies (V
IN
IN
<
GND or V
>
V+ ), the current at that pin should be limited to 5mA. The 20mA
IN
LM96000
Pin
#
Pin
NameCircuitAll Input Circuits
1SMBDATA
2SMBCLK
3GNDB
43.3V
5VID0A
6VID1
7VID2
8VID3
9TACH3
10PWM2
11TACH1
12TACH2
13PWM3/AddEnable
14TACH4/AddSel
15REMOTE2−C
Circuit A
Circuit B
Circuit C
16REMOTE2+D
17REMOTE1−C
18REMOTE1+D
19VID4A
Circuit D
205VE
2112V
222.5V
23VCCP_IN
24PWM1/xTEXTOUTA
Circuit E
Note 4: Human body model, 100pF discharged through a 1.5kΩ resistor. Machine model, 200pF discharged directly into each pin.
Note 5: Thermal resistance junction-to-ambient when attached to a double-sided printed circuit board with 1 oz. foil is 113 ˚C/W.
Note 6: Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not.
Note 7: Typicals are at T
Note 8: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 9: The average current can be calculated from the peak current using the following equation:
Quiescent current will not increase substantially with an SMBus transaction.
Note 10: The accuracy of the LM96000CIMT is guaranteed when using the thermal diode of Intel Pentium 4 90nm processors or any thermal diode with a
non-ideality of 1.011 and series resistance of 3.33Ω. When using a 2N3904 type transistor as a thermal diode the error band will be typically shifted by -?˚C.
Note 11: Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the internal power
dissipation of the LM96000 and the thermal resistance. See (Note 5) for the thermal resistance to be used in the self-heating calculation.
Note 12: TUE , total unadjusted error, includes ADC gain, offset, linearity and reference errors. TUE is defined as the "actual Vin" to achieve a given code transition
minus the "theoretical Vin" for the same code. Therefore, a positive error indicates that the input voltage is greater than the theoretical input voltage for a given code.
If the theoretical input voltage was applied to an LM96000 that has positive error, the LM96000’s reading would be less than the theoretical.
Note 13: This specification is provided only to indicate how often temperature and voltage data is updated. The LM96000 can be read at any time without regard
to conversion state (and will yield last conversion result).
= 25˚C and represent most likely parametric norm.
A
www.national.com7
Note 14: Holding the SMBDAT and/or SMBCLK lines Low for a time interval greater than t
the SMBDAT pin to a high impedance state.
LM96000
Functional Description
will reset the LM96000’s SMBus state machine, therefore setting
TIMEOUT
1.0 SMBUS
The LM96000 is compatible with devices that are compliant to the SMBus 2.0 specification. More information on this bus can be
found at: http://www.smbus.org/. Compatibility of SMBus2.0 to other buses is discussed in the SMBus 2.0 specification.
1.1 Addressing
LM96000 is designed to be used primarily in desktop systems that require only one monitoring device.
If only one LM96000 is used on the motherboard, the designer should be sure that the Address Enable/PWM3 pin is High during
the first SMBus communication addressing the LM96000. Address Enable/PWM3 is an open drain I/O pin that at power-on
defaults to the input state of Address Enable. A maximum of 10k pull-up resistance on Address Enable/PWM3 is required to
assure that the SMBus address of the device will be locked at 010 1110b, which is the default address of the LM96000.
During the first SMBus communication TACH4 and PWM3 can be used to change the SMBus address of the LM96000 to
0101101b or 0101100b. LM96000 address selection procedure:
A10kΩ pull-down resistor to ground on the Address Enable/PWM3 pin is required. Upon power up, the LM96000 will be placed
into Address Enable mode and assign itself an SMBus address according to the state of the Address Select input. The
LM96000 will latch the address during the first valid SMBus transaction in which the first five bits of the targeted address match
those of the LM96000 address, 0 1011b. This feature eliminates the possibility of a glitch on the SMBus interfering with address
selection. When the PWM3/Address Enable pin is not used to change the SMBus address of the LM96000, it will remain in a
high state until the first communication with the LM96000. After the first SMBus transaction is completed PWM3 and TACH4 will
return to normal operation.
00Pulled to ground through a 10 kΩ resistor010 1100b, 2Ch
01Pulled to 3.3V or to GND through a 10 kΩ resistor010 1101b, 2Dh
1XPulled to 3.3V through a 10 kΩ resistor010 1110b, 2Eh
In this way, up to three LM96000 devices can exists on an SMBus at any time. Multiple LM96000 devices can be used to monitor
additional processors and temperature zones. When using the non-default addresses additional circuitry will be required if TACH4
and PWM3 require to function correctly. Such circuitry could consist of GPIO pins from a micro-controller. During the first
communication the micro-controller would drive the Address Enable and Address Select pins to the proper state for the required
address. After the first SMBus communication the micro-controller would drive it’s pins into TRISTATE allowing TACH4 and
PWM3 to operate correctly.
20084604
2.0 FAN REGISTER DEVICE SET-UP
The BIOS will follow the following steps to configure the fan registers on the LM96000. The registers corresponding to each
function are listed. All steps may not be necessary if default values are acceptable. Regardless of all changes made by the BIOS
to the fan limit and parameter registers during configuration, the LM96000 will continue to operate based on default values until
the START bit (bit 0), in the Ready/Lock/Start/Override register (address 40h), is set. Once the fan mode is updated, by setting
the START bit to 1, the LM96000 will operate using the values that were set by the BIOS in the fan control limit and parameter
registers (adress 5Ch through 6Eh).
www.national.com8
Functional Description (Continued)
1. Set limits and parameters (not necessarily in this order):
– [5F-61h] Set PWM frequencies and auto fan control range.
– [62-63h] Set spike smoothing and min/off.
– [5C-5Eh] Set the fan spin-up delays.
– [5C-5Eh] Match each fan with a corresponding thermal zone.
– [67-69h] Set the fan temperature limits.
– [6A-6Ch] Set the temperature absolute limits.
– [64-66h] Set the PWM minimum duty cycle.
– [6D-6Eh] Set the temperature Hysteresis values.
2. [40h] Set bit 0 (START) to update fan control and limit register values and start fan control based on these new values.
3. [40h] Set bit 1 (LOCK) to lock the fan limit and parameter registers (optional).
3.0 AUTO FAN CONTROL OPERATING MODE
The LM96000 includes the circuitry for automatic fan control. In Auto Fan Mode, the LM96000 will automatically adjust the PWM
duty cycle of the PWM outputs. PWM outputs are assigned to a thermal zone based on the fan configuration registers. It is
possible to have more than one PWM output assigned to a thermal zone. For example, PWM outputs 2 and 3, connected to two
chassis fans, may both be controlled by thermal zone 2. At any time, the temperature of a zone exceeds its absolute limit, all PWM
outputs will go to 100% duty cycle to provide maximum cooling to the system.
Note: Reserved bits will always return 0 when read.
4.1 Register 20-24h: Voltage Reading
Register
Address
20hR2.5V76543210 N/A
21hRVCCP76543210 N/A
22hR3.3V76543210 N/A
23h R 5V 7 6543210 N/A
24h R 12V 7 6543210 N/A
The Register Names difine the typical input voltage at which the reading is
The Voltage Reading registers are updated automatically by the LM96000 at a minimum frequency of 4 Hz. These registers are
read only — a write to these registers has no effect.
4.2 Register 25-27h: Temperature Reading
Register
Address
25hRProcessor (Zone1) Temp76543210 N/A
26hRInternal (Zone2) Temp76543210 N/A
27hRRemote (Zone3) Temp76543210 N/A
Read/
Write
Read/
Write
Register
Name
Read/
Write
Register
Name
Register
Name
Bit 7
(MSB)
Bit 7
Bit 6 Bit 5 Bit 4Bit 3Bit 2Bit 1Bit 0
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
3
⁄4full scale or C0h.
Bit 7
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
(LSB)
(LSB)
Default
Value
Lock?
Default
Value
Default
Value
The Temperature Reading registers reflect the current temperatures of the internal and remote diodes. Processor (Zone1) Temp
register reports the temperature measured by the thermal diode connected to the Remote1− and Remote1+ pins, Remote
(Zone3) Temp register reports the temperature measured by the thermal diode connected to the the Remote2− and Remote2+
pins, and the Internal (Zone2) Temp register reports the temperature measured by the internal (junction) temperature sensor.
Temperatures are represented as 8 bit, 2’s complement, signed numbers, in Celsius, as shown below in Table 1. The Temperature
Reading register will return a value of 80h if the remote diode pins are not used by the board designer or are not functioning
properly. This reading will cause the zone limit bit(s) (bits 6 and 4) in the Interrupt Status Register (41h) and the remote diode fault
status bit(s) (bit 6 or 7) in the Interrupt Status Register 2 (42h) to be set. The Temperature Reading registers are updated
automatically by the LM96000 at a minimum frequency of 4 Hz. These registers are read only — a write to these registers has
no effect.
TABLE 1. Temperature vs Register Reading
TemperatureReading (Dec)Reading (Hex)
−127˚C−12781h
.
.
.
−50˚C−50CEh
.
.
.
.
.
.
www.national.com11
Functional Description (Continued)
LM96000
4.3 Register 28-2Fh: Fan Tachometer Reading
TABLE 1. Temperature vs Register Reading (Continued)
TemperatureReading (Dec)Reading (Hex)
(SENSOR ERROR)80h
.
.
.
0˚C000h
.
.
.
127˚C1277Fh
.
.
.
.
.
.
.
.
.
.
.
.
Register
Address
28h
29h
2Ah
2Bh
2Ch
2Dh
2Eh
2Fh
The Fan Tachometer Reading registers contain the number of 11.111 µs periods (90 kHz) between full fan revolutions. The results
are based on the time interval of two tachometer pulses, since most fans produce two tachometer pulses per full revolution. These
registers will be updated at least once every second.
The value, for each fan, is represented by a 16-bit unsigned number.
The Fan Tachometer Reading registers will always return an accurate fan tachometer measurement, even when a fan is disabled
or non-functional.
The least two significant bits (LEVEL1 and LEVEL2) of the least significant byte are used to indicate the accuracy level of the
tachometer reading. The accuracy ranges from most to least accurate. [LEVEL1:LEVEL2]=11indicates a most accurate value,
[LEVEL1:LEVEL2]=01 indicates the least accurate value and [LEVEL1:LEVEL2]=00 is reserved for future use.
FF FFh indicates that the fan is not spinning, or that the tachometer input is not connected to a valid signal. These registers are
read only — a write to these registers has no effect.
When the LSByte of the LM96000 16-bit register is read, the other byte (MSByte) is latched at the current value until it is read.
At the end of the MSByte read the Fan Tachometer Reading registers are updated.
During spin-up, the PWM duty cycle reported is 0%.
Read/
Write
R
R
R
R
R
R
R
R
Register
Name
Tach1 LSB
Tach1 MSB715
Tach2 LSB
Tach2 MSB715
Tach3 LSB
Tach3 MSB715
Tach4 LSB
Tach4 MSB715
Bit 7
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
6
14
6
14
6
14
6
14
5
13
5
13
5
13
5
13
4
12
4
12
4
12
4
12
3
11
3
11
3
11
3
11
2
10
2
10
2
10
2
10
LEVEL19LEVEL08N/A
LEVEL19LEVEL08N/A
LEVEL19LEVEL08N/A
LEVEL19LEVEL08N/A
Default
Value
N/A
N/A
N/A
N/A
4.4 Register 30-32h: Current PWM Duty
Register
Address
30hR/WFan1 Current PWM Duty76543210 N/A
31hR/WFan2 Current PWM Duty76543210 N/A
32hR/WFan3 Current PWM Duty76543210 N/A
The Current PWM Duty registers store the current duty cycle at each PWM output. At initial power-on, the PWM duty cycle is
100% and thus, when read, this register will return FFh. After the Ready/Lock/Start/Override register Start bit is set, this register
and the PWM signals will be updated based on the algorithm described in the Auto Fan Control Operating Mode section.
When read, the Current PWM Duty registers return the current PWM duty cycle. These registers are read only unless the fan is
in manual (test) mode, in which case a write to these registers will directly control the PWM duty cycle for each fan. The PWM
duty cycle is represented as shown in the following table.
www.national.com12
Read/
Write
Register
Name
Bit 7
(MSB)
Current DutyValue (Decimal)Value (Hex)
0%000h
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
Default
Value
Functional Description (Continued)
Current DutyValue (Decimal)Value (Hex)
0.3922%101h
.
.
.
25.098%6440h
.
.
.
50.196%12880h
.
.
.
100%255FFh
4.5 Register 3Eh: Company ID
LM96000
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Register
Address
3EhRCompany ID76543210 01h
The company ID register contains the company identification number. For National Semiconductor this is 01h. This number is
assigned by Intel and is a method for uniquely identifying the part manufacturer. This register is read only — a write to this
register has no effect.
The four least significant bits of the Version/Stepping register [3.0] contain the current stepping of the LM96000 silicon. The four
most significant bits [7.4] reflect the LM96000 base device number when set to a value of 0110b. For the LM96000, this register
will read 01101000b (68h). Bit 3 of the stepping field is set to indicate that the LM96000 is a super-set of the LM85 family of
products.
The register is used by application software to identify which device in the hardware monitor family of ASICs has been
implemented in the given system. Based on this information, software can determine which registers to read from and write to.
Further, application software may use the current stepping to implement work-arounds for bugs found in a specific silicon
stepping.
This register is read only — a write to this register has no effect.
0STARTR/W0When software writesa1tothis bit, the LM96000 fan monitoring and PWM
output control functions will use the values set in the fan control limit and
parameter registers (address 5Ch through 6Eh). Before this bit is set, the
LM96000 will not update the used register values, the default values will
remain in effect. Whenever this bit is set to 0, the LM96000 fan monitoring and
PWM output control functions use the default fan limits and parameters,
regardless of the current values in the limit and parameter registers (5C
through 6Eh). The LM96000 will preserve the values currently stored in the
limit and parameter registers when this bit is set or cleared. This bit is not
effected by the state of the Lock bit.
It is expected that all limit and parameter registers will be set by BIOS or
application software prior to setting this bit.
1LOCKR/W0Setting this bit to 1 locks specified limit and parameter registers. Once this bit
is set, limit and parameter registers become read only and will remain locked
until the device is powered off. This register bit becomes read only once it is
set.
2READYR0The LM96000 sets this bit automatically after the part is fully powered up, has
completed the power-up-reset process, and after all A/D converters are
properly functioning.
3OVRIDR/WIf this bit is set to 1, all PWM outputs will go to 100% duty cycle regardless of
whether or not the lock bit is set. The OVRID bit has precedence over the
disabled mode. Therefore, when OVRID is set the PWM will go to 100% even
if the PWM is in the disabled mode.
4–7ReservedR0Reserved
4.8 Register 41h: Interrupt Status Register 1
Register
Address
41hRInterrupt Status 1ERRZN3ZN2ZN15V3.3VVCCP2.5V00h
The Interrupt Status Register 1 bits will be automatically set, by the LM96000, whenever a fault condition is detected. A fault
condition is detected whenever a measured value is outside the window set by its limit registers. ZN3 and ZN1 bits will be set
when a diode fault condition, such as a disconect or short, is detected. More than one fault may be indicated in the interrupt
register when read. This register will hold a set bit(s) until the event is read by software. The contents of this register will be
cleared (set to 0) automatically by the LM96000 after it is read by software, if the fault condition is no longer exists. Once set, the
Interrupt Status Register 1 bits will remain set until a read event occurs, even if the fault condition no longer exists
This register is read only — a write to this register has no effect.
BitNameR/WDefaultDescription
02.5V_ErrorR0The LM96000 automatically sets this bit to 1 when the 2.5V input voltage
1VCCP_ErrorR0The LM96000 automatically sets this bit to 1 when the VCCP input voltage
23.3V_ErrorR0The LM96000 automatically sets this bit to 1 when the 3.3V input voltage
35V_ErrorR0The LM96000 automatically sets this bit to 1 when the 5V input voltage is
Read/
Write
Register
Name
Bit 7
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
is less than or equal to the limit set in the 2.5V Low Limit register or
greater than the limit set in the 2.5V High Limit register.
is less than or equal to the limit set in the VCCP Low Limit register or
greater than the limit set in the VCCP High Limit register.
is less than or equal to the limit set in the 3.3V Low Limit register or
greater than the limit set in the 3.3V High Limit register.
less than or equal to the limit set in the 5V Low Limit register or greater
than the limit set in the 5V High Limit register.
Default
Value
www.national.com14
Functional Description (Continued)
BitNameR/WDefaultDescription
4Zone 1 Limit
Exceeded
5Zone 2 Limit
Exceeded
6Zone 3 Limit
Exceeded
7Error in Status
Register 2
4.9 Register 42h: Interrupt Status Register 2
R0The LM96000 automatically sets this bit to 1 when the temperature input
measured by the Remote1− and Remote1+ inputs is less than or equal to
the limit set in the Processor (Zone1) Low Temp register or more than the
limit set in the Processor (Zone1) High Temp register. This bit will be set
when a diode fault is detected.
R0The LM96000 automatically sets this bit to 1 when the temperature input
measured by the internal temperature sensor is less than or equal to the
limit set in the Internal (Zone2) Low Temp register or greater than the limit
set in the Internal (Zone2) High Temp register.
R0The LM96000 automatically sets this bit to 1 when the temperature input
measured by the Remote2− and Remote2+ inputs is less than or equal to
the limit set in the Internal (Zone2) Low Temp register or greater than the
limit set in the Remote (Zone3) High Temp register. This bit will be set
when a diode fault is detected.
R0If there is a set bit in Status Register 2, this bit will be set to 1.
LM96000
Register
Address
42hRInterrupt Status Register 2ERR2ERR1FAN4FAN3FAN2FAN1RES12V00h
The Interrupt Status Register 2 bits will be automatically set, by the LM96000, whenever a fault condition is detected. Interrupt
Status Register 2 identifies faults caused by temperature sensor error, fan speed droping below minimum set by the tachometer
minimum register, the 12V input voltage going outside the window set by its limit registers. Interrupt Status Register 2 will hold
a set bit until the event is read by software. The contents of this register will be cleared (set to 0) automatically by the LM96000
after it is ready by software, if fault condition no longer exists. Once set, the Interrupt Status Register 2 bits will remain set until
a read event occurs, even if the fault no longer exists
This register is read only — a write to this register has no effect.
BitNameR/WDefaultDescription
0+12V_ErrorR0The LM96000 automatically sets this bit to 1 when the 12V input voltage
1ReservedR0Reserved
2Fan1 StalledR0The LM96000 automatically sets this bit to 1 when the TACH1 input
3Fan2 StalledR0The LM96000 automatically sets this bit to 1 when the TACH2 input
4Fan3 StalledR0The LM96000 automatically sets this bit to 1 when the TACH3 input
5Fan4 StalledR0The LM96000 automatically sets this bit to 1 when the TACH4 input
6Remote Diode
Read/
Write
1 Fault
Register
Name
Bit 7
(MSB)
R0The LM96000 automatically sets this bit to 1 when there is either a short
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
either falls below the limit set in the 12V Low Limit register or exceeds the
limit set in the 12V High Limit register.
reading is above the value set in the Tach1 Minimum MSB and LSB
registers.
reading is above the value set in the Tach2 Minimum MSB and LSB
registers.
reading is above the value set in the Tach3 Minimum MSB and LSB
registers.
reading is above the value set in the Tach4 Minimum MSB and LSB
registers.
or open circuit fault on the Remote1+ or Remote1− thermal diode input
pins. A diode fault will also set bit 4, Diode 1 Zone Limit bit, of Interrupt
Status Register 1.
Default
Value
www.national.com15
Functional Description (Continued)
BitNameR/WDefaultDescription
LM96000
7Remote Diode
2 Fault
4.10 Register 43h: VID
R0The LM96000 automatically sets this bit to 1 when there is either a short
or open circuit fault on the Remote2+ or Remote2− thermal diode input
pins. A diode fault will also set bit 6, Diode 2 Zone Limit bit, of Interrupt
Status Register 1.
Register
Address
43hRVID0–4RESRESRESVID4VID3VID2VID1VID0
The VID register contains the values of LM96000 VID0–VID4 input pins. This register indicates the status of the VID lines that
interconnect the processor to the Voltage Regulator Module (VRM). Software uses the information in this register to determine the
voltage that the processor is designed to operate at. With this information, software can then dynamically determine the correct
values to place in the VCCP Low Limit and VCCP High Limit registers.
This register is read only — a write to this register has no effect.
4.11 Registers 44-4Dh: Voltage Limit Registers
Register
Address
44hR/W2.5V Low Limit76543210 00h
45hR/W2.5V High Limit76543210 FFh
46hR/WVCCP Low Limit76543210 00h
47hR/WVCCP High Limit76543210 FFh
48hR/W3.3V Low Limit76543210 00h
49hR/W3.3V High Limit76543210 FFh
4AhR/W5V Low Limit76543210 00h
4BhR/W5V High Limit76543210 FFh
4ChR/W12V Low Limit76543210 00h
4DhR/W12V High Limit76543210 FFh
Read/
Write
Read/
Write
Register
Name
Register
Name
Bit 7
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Bit 7
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
(LSB)
Default
Value
Default
Value
If a voltage input either exceeds the value set in the voltage high limit register or falls below the value set in the voltage low limit
register, the corresponding bit will be set automatically by the LM96000 in the interrupt status registers (41-42h). Voltages are
presented in the registers at
shown in Table 2.
Setting the Ready/Lock/Start/Override register Lock bit has no effect on these registers.
InputNominal
Voltage
2.5V2.5VC0h3.32VFFh0V00h
VCCP2.25VC0h3.00VFFh0V00h
3.3V3.3VC0h4.38VFFh3.0VAFh
5V5.0VC0h6.64VFFh0V00h
12V12.0VC0h16.00VFFh0V00h
4.12 Registers 4E-53h: Temperature Limit Registers
Register
Address
4EhR/WProcessor (Zone1)
4FhR/WProcessor (Zone1)
Read/
Write
3
⁄4full scale for the nominal voltage, meaning that at nominal voltage, each input will be C0h, as
TABLE 2. Voltage Limits vs Register Setting
Register Setting at
Nominal Voltage
Register
Name
Low Temp
High Temp
Maximum
Voltage
Bit 7
(MSB)
7 6543210 81h
7 6543210 7Fh
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Register Reading at
Maximum Voltage
Minimum
Voltage
Register Reading at
Minimum Voltage
(LSB)
Default
Value
www.national.com16
Functional Description (Continued)
LM96000
Register
Address
50hR/WProcessor (Zone2)
51hR/WProcessor (Zone2)
52hR/WProcessor (Zone3)
53hR/WProcessor (Zone3)
If an external temperature input or the internal temperature sensor either exceeds the value set in the corresponding high limit
register or falls below the value set in the corresponding low limit register, the corresponding bit will be set automatically by the
LM96000 in the Interrupt Status Register 1 (41h). For example, if the temperature read from the Remote1− and Remote1+ inputs
exceeds the Processor (Zone1) High Temp register limit setting, Interrupt Status Register 1 ZN1 bit will be set. The temperature
limits in these registers are represented as 8 bit, 2’s complement, signed numbers in Celsius, as shown below in Table 3.
Setting the Ready/Lock/Start/Override register Lock bit has no effect on these registers.
Read/
Write
Register
Name
Low Temp
High Temp
Low Temp
High Temp
Bit 7
(MSB)
7 6543210 81h
7 6543210 7Fh
7 6543210 81h
7 6543210 7Fh
TABLE 3. Temperature Limits vs Register Settings
TemperatureReading (Decimal)Reading (Hex)
−127˚C−12781h
.
.
.
−50˚C−50CEh
.
.
.
0˚C000h
.
.
.
50˚C5032h
.
.
.
127˚C1277Fh
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
(LSB)
Default
Value
4.13 Registers 54-5Bh: Fan Tachometer Low Limit
Register
Address
54h
55h
56h
57h
58h
59h
5Ah
5Bh
The Fan Tachometer Low Limit registers indicate the tachometer reading under which the corresponding bit will be set in the
Interrupt Status Register 2 register. In Auto Fan Control mode, the fan can run at low speeds, so care should be taken in software
Read/
Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Register
Name
Tach1 Minimum LSB
Tach1 Minimum MSB715
Tach2 Minimum LSB
Tach2 Minimum MSB715
Tach3 Minimum LSB
Tach3 Minimum MSB715
Tach4 Minimum LSB
Tach4 Minimum MSB715
Bit 7
(MSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
6
14
6
14
6
14
6
14
5
13
5
13
5
13
5
13
4
12
4
12
4
12
4
12
3
11
3
11
3
11
3
11
2
10
2
10
2
10
2
10
1
9
1
9
1
9
1
9
0
8
0
8
0
8
0
8
Default
Value
FFh
FFh
FFh
FFh
FFh
FFh
FFh
FFh
www.national.com17
Functional Description (Continued)
to ensure that the limit is high enough not to cause sporadic alerts. The fan tachometer will not cause a bit to be set in Interrupt
LM96000
Status Register 2 if the current value in Current PWM Duty registers is 00h or if the fan 1 disabled via the Fan Configuration
Register. Interrupts will never be generated for a fan if its minimum is set to FF FFh.
Given the insignificance of Bit 0 and Bit 1, these bits could be programmed to remember which fan is which, as follows.
FanBit 1Bit 0
CPU00
Memory01
Chassis Front10
Chassis Rear11
Setting the Ready/Lock/Start/Override register Lock bit has no effect these registers.
This register becomes Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to this
register shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register Start bit
is cleared even though modifications to this register are possible.
Bits [7:5] Zone/Mode
Bits [7:5] of the Fan Configuration registers associate each fan with a temperature sensor. When in Auto Fan Mode the fan will
be assigned to a zone, and its PWM duty cycle will be adjusted according to the temperature of that zone. If ‘Hottest’ option is
selected (101 or 110), the fan will be controlled by the hottest of zones 2 and 3, or of zones 1, 2, and 3. To determine the ‘Hottest’
zone the PWM level for each zone is calculated then the the highest PWM value is selected. When in manual control mode, the
Current PWM duty registers (30h-32h) become Read/Write. It is then possible to control the PWM outputs with software by writing
to these registers. When the fan is disabled (100) the corresponding PWM output should be driven low (or high, if inverted).
Zone 1: External Diode 1 (processor)
Zone 2: Internal Sensor
Zone 3: External Diode 2
Read/
Write
Register
Name
Bit 7
(MSB)
ZON[2:0]Fan Configuration
000Fan on zone 1 auto
001Fan on zone 2 auto
010Fan on zone 3 auto
011Fan always on full
100Fan disabled
101Fan controlled by hottest of zones 2, 3
110Fan controlled by hottest of zones 1, 2, 3
111Fan manually controlled (Test Mode)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
TABLE 4. Fan Zone Setting
(LSB)
Default
Value
Lock?
Bit [4] PWM Invert
Bit [4] inverts the PWM output. If set to 0, 100% duty cycle will yield an output that is always high. If set to 1, 100% duty cycle
will yield an output that is always low.
Bit [3] Reserved
Bits [2:0] Spin Up
Bits [2:0] specify the ‘spin up’ time for the fan. When a fan is being started from a stationary state, the PWM output is held at 100%
duty cycle for the time specified in the table below before scaling to a lower speed.
www.national.com18
Functional Description (Continued)
TABLE 5. Fan Spin-Up Register
SPIN[2:0]Spin Up Time
0000 sec
001100 ms
010250 ms
011400 ms
100700 ms
1011000 ms
1102000 ms
1114000 ms
4.15 Registers 5F-61h: Auto Fan Speed Range, PWM Frequency
LM96000
Register
Address
5FhR/WZone1 Range/Fan1
60hR/WZone2 Range/Fan2
61hR/WZone3 Range/Fan3
In Auto Fan Mode, when the temperature for a zone is above the Temperature Limit (Registers 67-69h) and below its Absolute
Temperature Limit (Registers 6A-6Ch), the speed of a fan assigned to that zone is determined as follows.
When the temperature reaches the Fan Temp Limit for a zone, the PWM output assigned to that zone will be Fan PWM Minimum.
Between Fan Temp Limit and (Fan Temp Limit + Range), the PWM duty cycle will increase linearly according to the temperature
as shown in the figure below. The PWM duty cycle will be 100% at (Fan Temp Limit + Range).
Read/
Write
Register
Name
Frequency
Frequency
Frequency
Bit 7
(MSB)
RAN3RAN2 RAN1 RAN0 HLFRQ FRQ2 FRQ1 FRQ0 C4hU
RAN3RAN2 RAN1 RAN0 HLFRQ FRQ2 FRQ1 FRQ0 C4hU
RAN3RAN2 RAN1 RAN0 HLFRQ FRQ2 FRQ1 FRQ0 C4hU
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
Default
Value
Lock?
20084606
FIGURE 1. Fan Activity above Fan Temp Limit
Example for PWM1 assigned to Zone 1:
– Zone 1 Fan Temp Limit (Register 67h) is set to 50˚C (32h).
– Range (Register 5Fh) is set to 8˚C (6xh).
– Fan 1 PWM Minimum (Register 64h) is set to 50% (32h).
In this case, the PWM1 duty cycle will be 50% at 50˚C.
Since (Zone 1 Fan Temp Limit) + (Zone 1 Range) = 50˚C + 8˚C = 58˚C, the fan will run at 100% duty cycle when the temperature
of the Zone 1 sensor reaches 58˚C.
Since the midpoint of the fan control range is 54˚C, and the median duty cycle is 75% (Halfway between the PWM Minimum and
100%), PWM1 duty cycle would be 75% at 54˚C.
www.national.com19
Functional Description (Continued)
Above (Zone 1 Fan Temp Limit) + (Zone 1 Range), the duty cycle will be 100%.
LM96000
PWM frequency bits [3:0]
The PWM frequency bits [3:0] determine the PWM frequency for the fan.The LM96000 has high and low frequency ranges for the
PWM outputs, that are controlled by the HLFRQ bit.
PWM Frequency Selection (Default = 0011 = 30.04 Hz).
TABLE 6. Register Setting vs PWM Frequency
HLFRQFreq [2:0]PWM Frequency
000010.01 Hz
000115.02 Hz
001023.14 Hz
001130.04 Hz
010038.16 Hz
010147.06 Hz
011061.38 Hz
011194.12 Hz
100022.5 kHz
100124 kHz
101025.7 kHz
101125.7 kHz
110027.7 kHz
110127.7 kHz
111030 kHz
111130 kHz
Range Selection RAN [3:0]
RAN [3:0]Range (˚C)
00002
00012.5
00103.33
00114
01005
01016.67
01108
011110
100013.33
100116
101020
101126.67
110032
110140
111053.33
111180
This register becomes Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to this
register shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register Start bit
is cleared even though modifications to this register are possible.
The Off/Min Bits [7:5] specify whether the duty cycle will be 0% or Minimum Fan Duty when the measured temperature falls below
the Temperature LIMIT register setting (see table below). OFF1 applies to fan 1, OFF2 applies to fan 2, and OFF3 applies to fan
3.
If the Remote1 or Remote2 pins are connected to a processor or chipset, instantaneous temperature spikes may be sampled by
the LM96000. If these spikes are not ignored, the CPU fan (if connected to LM96000) may turn on prematurely and produce
unpleasant noise. For this reason, any zone that is connected to a chipset or processor should have spike smoothing enabled.
When spike smoothing is enabled, the temperature reading registers will still reflect the current value of the temperature — not
the ‘smoothed out’ value.
These registers become ready only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to
these registers shall have no effect.
Read/
Write
ZN1E, ZN2E, and ZN3E enable temperature smoothing for zones 1, 2, and 3 respectively.
ZN1-2, ZN1-1, and ZN1-0 control smoothing time for Zone 1.
ZN2-2, ZN2-1, and ZN2-0 control smoothing time for Zone 2.
ZN3-2, ZN3-1, and ZN3-0 control smoothing time for Zone 3.
Register
Name
Bit 7
(MSB)
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2Bit 1Bit 0
(LSB)
Default
Value
Lock?
20084607
FIGURE 2. What LM96000 Auto Fan Control Sees With and Without Spike Smoothing
TABLE 7. Spike Smoothing
ZN-X[2:0]Spike Smoothed Over
00035 seconds
00117.6 seconds
01011.8 seconds
0117.0 seconds
1004.4 seconds
1013.0 seconds
1101.6 seconds
111.8 seconds
TABLE 8. PWM Output Below Limit Depending on Value of Off/Min
Off/MinPWM Action
0At 0% duty below LIMIT
1At Min PWM Duty below LIMIT
www.national.com21
Functional Description (Continued)
4.17 Registers 64-66h: Minimum PWM Duty Cycle
LM96000
Register
Address
64hR/WFan1 PWM Minimum76543210 80hU
65hR/WFan2 PWM Minimum76543210 80hU
66hR/WFan3 PWM Minimum76543210 80hU
These registers specify the minimum duty cycle that the PWM will output when the measured temperature reaches the
Temperature LIMIT register setting.
This register becomes Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to this
register shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register Start bit
is cleared even though modifications to this register are possible.
Read/
Write
Register
Name
TABLE 9. PWM Duty vs Register Setting for PWM Low Frequency Range
Bit 7
(MSB)
Current DutyValue (Decimal)Value (Hex)
0%000h
0.3922%101h
.
.
.
25.098%6440h
.
.
.
50.196%12880h
.
.
.
100%255FF
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
(LSB)
Default
Value
Lock?
PWM Duty Cycle vs Register Setting for PWM High Frequency Range
22.5KHz PWM Frequency
PWM Duty Cycle
Level (%)Value in DecimalValue in Hex
0.0000
6.251 - 1501 - 0F
12.5016 - 3110 - 1F
18.7532 - 4720 - 2F
25.0048 - 6330 - 3F
31.2564 - 7940 - 4F
37.5080 - 9550 - 5F
43.7596 - 11160 - 6F
50.00112 - 12770 - 7F
56.25128 - 14380 - 8F
62.50144 - 15990 - 9F
68.75160 - 175A0 - AF
75.00176 - 191B0 - BF
81.25192 - 207C0 - CF
87.50208 - 223D0 - DF
93.75224 - 239E0 - EF
100.00240 - 255F0 - FF
PWM Duty Cycle
24KHz PWM Frequency
Level (%)Value in DecimalValue in Hex
000
6.671 - 1601 - 10
13.3317 - 3311 - 21
20.0034 - 5022 - 32
26.6751 - 6733 - 43
33.3368 - 8444 - 54
40.0085 - 10155 - 65
46.67102 - 11866 - 76
53.33119 - 13677 - 88
60.00137 - 15389 - 99
66.67154 - 1709A - AA
73.33171 - 187AB - BB
80.00188 - 204BC - CC
86.67205 - 221CD - DD
93.33222 - 238DE - EE
100.00239 - 255EF - FF
www.national.com22
LM96000
Functional Description (Continued)
25.7KHz PWM Frequency
PWM Duty Cycle
Level (%)Value in DecimalValue in Hex
000
7.141 - 1701 - 11
14.2918 - 3612 - 24
21.4337 - 5425 - 36
28.5755 - 7237 - 48
35.7173 - 9049 - 5A
42.8691 - 1095B - 6D
50.00110 - 1276E - 7F
57.14128 - 14580 - 91
64.29146 - 16492 - A4
71.43165 - 182A5 - B6
78.57183 - 200B7 - C8
85.71201 - 218C9 - DA
92.86219 - 237DB - ED
100.00238 - 255EE - FF
27.7KHz PWM Frequency
PWM Duty Cycle
Level (%)Value in DecimalValue in Hex
000
7.691 - 1901 - 13
15.3820 - 3814 - 26
23.0839 - 5827 - 3A
30.7759 - 783B - 4E
38.4679 - 974F - 61
27.7KHz PWM Frequency
PWM Duty Cycle
Level (%)Value in DecimalValue in Hex
46.1598 - 11762 - 75
53.85118 - 13776 - 89
61.54138 - 1578A - 9D
69.23158 - 1769E - B0
76.92177 - 196B1 - C4
84.62197 - 216C5 - D8
92.31217 - 235D9 - EB
100.00236 - 255EC - FF
30KHz PWM Frequency
PWM Duty Cycle
Level (%)Value in DecimalValue in Hex
000
8.331 - 2001 - 14
16.6721 - 4215 - 2A
25.0043 - 632B - 3F
33.3364 - 8440 - 54
41.6785 - 10655 - 6A
50.00107 - 1276B - 7F
58.33128 - 14880 - 94
66.67149 - 17095 - AA
75.00171 - 191AB - BF
83.33192 - 212C0 - D4
91.67213 - 234D5 - EA
100.00235 - 255EB - FF
4.18 Registers 67-69h: Temperature Limit
Register
Address
67hR/WZone1 Fan Temp Limit76543210 5AhU
68hR/WZone2 Fan Temp Limit76543210 5AhU
69hR/WZone3 Fan Temp Limit76543210 5AhU
These are the temperature limits for the individual zones. When the current temperature equals this limit, the fan will be turned
on if it is not already. When the temperature exceeds this limit, the fan speed will be increased according to the algorithm set forth
in the Auto Fan Range, PWM Frequency register description. Default = 90˚C = 5Ah
This register becomes Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to this
register shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register Start bit
is cleared even though modifications to this register are possible.
Read/
Write
Register
Name
Bit 7
(MSB)
TABLE 10. Temperature Limit vs Register Setting
TemperatureReading (Decimal)Reading (Hex)
−127˚C−12781h
.
.
.
−50˚C−50CEh
.
.
.
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
.
.
.
.
.
.
.
.
.
.
.
.
(LSB)
Default
Value
Lock?
www.national.com23
Functional Description (Continued)
LM96000
4.19 Registers 6A-6Ch: Absolute Temperature Limit
TABLE 10. Temperature Limit vs Register Setting (Continued)
TemperatureReading (Decimal)Reading (Hex)
0˚C000h
50˚C5032h
127˚C1277Fh
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Register
Address
6AhR/WZone1 Absolute Temp Limit7654321 0 64h U
6BhR/WZone2 Absolute Temp Limit7654321 0 64h U
6ChR/WZone3 Absolute Temp Limit7654321 0 64h U
In the Auto Fan mode, if a zone exceeds the temperature set in the Absolute Temperature Limit register, all of the PWM outputs
will incresase its duty cycle to 100%. This is a safety feature that attempts to cool the system if there is a potentially catastrophic
thermal event. If set to 80h (-128˚C), the feature is disabled. Default=100˚C=64h
These registers become Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to
these registers shall have no effect. After power up the default values are used whenever the Ready/Lock/Start/Override register
Start bit is cleared even though modifications to these registers are possible.
If the temperature is above Fan Temp Limit, then drops below Fan Temp Limit, the following will occur:
www.national.com24
Read/
Write
Register
Name
Bit 7
(MSB)
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(LSB)
Default
Value
Lock?
Functional Description (Continued)
– The fan will remain on, at Fan PWM Minimum, until the temperature goes a certain amount below Fan Temp Limit.
– The Hysteresis registers control this amount. See below table for details.
These registers become Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to
thses registers shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register
Start bit is cleared even though modifications to this register are possible.
TABLE 12. Hysteresis Settings
SettingHYSTERESIS
0h0˚C
.
.
.
5h5˚C
.
.
.
Fh15˚C
4.21 Register 6Fh: Test Register
.
.
.
.
.
.
LM96000
Register
Address
6FhR/WTest RegisterRESRESRESRESRESRESRESXEN00h
If the XEN bit is set high, the part will be placed into XOR tree test mode. Clearing the bit (writinga0totheXENbit) brings the
part out of XOR tree test mode.
This register becomes Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to this
registers shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register Start bit
is cleared even though modifications to this register are possible.
4.22 Registers 70-7Fh: Vendor Specific Registers
These registers are for vendor specific features, including test registers. They will not default to a specific value on power up.
Each fan TACH input has 4 possible modes of operation when using the low frequency range for the PWM outputs. Mode 0 is the
only mode that is available when using the high frequecy range for the PWM outputs. The modes for TACH3 and TACH4 share
control bits T3/4-[1:0]; TACH2 is controlled by T2-[1:0]; TACH1 is controlled by T1-[1:0]. The result reported in all modes is based
on 2 pulses per revolution. In order for modes 2 and 3 to function properly it is required that the:
PWM1 output must control the fan that has it’s tachometer output connected to the TACH1 LM96000 input.
PWM2 output must control the fan that has it’s tachometer output connected to the TACH2 LM96000 input.
PWM3 output must control the fans that have their tachometer outputs connected to the TACH3 or TACH4 LM96000 inputs.
Setting (Tn[1:0]) Mode Function
Read/
Write
Read/
Write
000Traditional tach input monitor, false readings when under minimum detctable RPM
011Traditional tach input monitor, FFFFh reading when under minimum detectable RPM
102Most accurate readings, FFFFh reading when under minimum detectable RPM
113Least effect on programmed PWM of Fan, FFFFh reading when under minimum detectable RPM
Register
Name
Register
Name
Bit 7
(MSB)
Bit 7
(MSb)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSB)
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
(LSb)
Default
Value
Default
Value
Lock?
Mode 0: This mode uses the conventional method for fan tachometer pulse detection and does not include any circuitry to
•
compensate for PWM Fan drive. This mode should be used when PWM drive is not used to power the fan. This mode may
report a false RPM reading when under minimum detectable RPM as shown in the following table.
Mode 1: This mode uses the conventional method for fan tach detection. The reading will be FFFFh if it is below minimum
•
detectable RPM.
www.national.com25
Functional Description (Continued)
Mode 2: This mode is optimized for accurate RPM readings and activates circuitry that extends the lower side of the RPM
•
LM96000
reading as shown in the following table.
Mode 3: This mode minimizes the effect on the RPM setting and activates circuitry that extends the lower side of the RPM
•
reading as shown in the following table.
PWM FrequencyMode 0 and 1 Minimum RPMMode 2 and 3 Minimum RPM
10.01841210
15.021262315
23.141944420
30.042523420
38.163205420
47.063953420
61.385156420
94.127906420
This register is not effected when the Ready/Lock/Start/Override register Lock bit is set. After power up the default value is used
whenever the Ready/Lock/Start/Override register Start bit is cleared even though modifications to this register are possible.
4.22.2 Register 75h: Fan Spin-up Mode
Register
Address
75hR/WFan Spin-up ModeRESRES RES RES RES PWM3 SU PWM2 SU PWM1 SU7hU
The PWM SU bit configures the PWM spin-up mode. If PWM SU is cleared the spin-up time will terminate after time programmed
by the Fan Configuration register has elapsed. When set to a 1, the spin-up time will terminate early if the TACH reading exceeds
the Tach Minimum value or after the time programmed by the Fan Configuration register has elapsed, whichever occurs first.
This register becomes Read Only when the Ready/Lock/Start/Override register Lock bit is set. Any further attempts to write to this
register shall have no effect. After power up the default value is used whenever the Ready/Lock/Start/Override register Start bit
is cleared even though modifications to this register are possible.
4.23 Undefined Registers
Any reads to undefined registers will always return 00h. Writes to undefined registers will have no effect and will not return an
error.
5.0 XOR TEST MODE
The LM96000 incorporates a XOR tree test mode. When the test mode is enabled by setting the “XEN” bit high in the Test
Register at address 6Fh via the SMBus, the part will enter XOR test mode.
Since the test mode an XOR tree, the order of the signals in the tree is not important. SMBDAT and SMBCLK are not to be
included in the test tree.
LM96000 Hardware Monitor with Integrated Fan Control
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and whose failure to perform when
properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result
in a significant injury to the user.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship
Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned
Substances’’ as defined in CSP-9-111S2.
National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
www.national.com
National Semiconductor
Europe Customer Support Center
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com
National Semiconductor
Japan Customer Support Center