Winbond’s ISD1916 ChipCorder® is a new single-chip multiple-message record/playback series with
dual operating modes (address trigger and direct trigger) with wide operating voltage ranging from
2.4V to 5.5V. The sampling frequency can be selected from 4 to 12 kHz via an external resistor, which
also determines the duration from 10.6 to 32 seconds. The device is designed for mostly standalone
applications, and of course, it can be manipulated by a microcontroller, if necessary.
The two operating modes are address trigger and direct trigger. While in address trigger mode, both
record and playback operations are manipulated according to the start address and end address
specified through the start address and end address pins. However, in direct trigger mode, the device
can configure the memory up to as many as eight equal messages, pending upon the fixed message
configuration settings. With the record or playback feature being pre-selected, each message can be
randomly accessed via its message control pin.
The device has a selectable differential microphone input with AGC feature or single-ended analog
input, AnaIn, under feed-through mode. Its differential Class D PWM speaker driver can directly drive
a typical speaker or buzzer.
2. FEATURES
The ISD1916 is a multiple messages record/playback device with two operational modes: address
trigger (
• Supply voltage: 2.4V to 5.5V.
• External resistor, Rosc, selects sampling frequency and duration.
• Mic+/Mic- : differential microphone inputs.
• AGC : automatic gain control for microphone preamp circuit.
FT : feed-through the AnaIn signal to the speaker outputs while AnaIn is converted from MIC+.
FT and recording are active, device will record AnaIn signal into memory with AnaIn
signal output to speaker simultaneously.
LED : during recording, LED is on.
Publication Release Date: September 11, 2007
- 3 - Revision 0
ISD1916
2.1. Address trigger operational mode
• While in NORM mode, flexible message duration is defined by start address and end
address.
Utilize four start addresses ( S0 , S1 , S2 & S3 ) and four end addresses ( E0 , E1 , E2 & E3 ) to
•
specific the message duration.
•
REC : Level-hold or Edge-trigger (toggle on-off) recording from start to end addresses.
PLAYE : Edge-trigger playback from start to end addresses and stops at EOM marker, if EOM
•
is prior to end address. Toggle on-off.
•PLAYL : Level-hold playback from start to end addresses. Also, if constantly Low, device will
loop playback from start to end addresses.
2.2. Direct trigger operational mode
• While
adapt various (1 to 8) fixed equal message configurations for random access and pre-defines
the fixed message duration accordingly.
• The control pins are:
• The record or playback operation is pre-defined by the
• Each message can be randomly accessed via its message control pin (
desired operation is facilitated accordingly.
MODE
is active, utilizing, FMC1 , FMC2 &
M1 ~ M8 (message activation) and /PR (record or playback selection).
FMC3
, the device reconfigures some pins to
/PR pin.
M1 ~ M8 ) and the
Publication Release Date: September 11, 2007
- 4 - Revision 0
3. BLOCK DIAGRAM
ISD1916
Rosc
MIC+_
AnaIn
AGC
Address Trigger:
Direct Trigger:
NORM
MODE
Pre-
Amp
LED
LED
Amp
Automatic
Gain Control
(AGC)
FT
FT
Clock Control
Antialiasing
Filter
Device & Address Control
PlayLPlayE
REC
FMC2FMC3
S0 S1 S2 S3 E0 E1 E2 E3
XCLK
M1 M2 M3R/PM8M6 M7FMC1
Non-Volatile
Multi Level Storage
Array
Switch
M4
M5
Smoothing
Filter
Power Conditioning
V
CCAVSSA
V
CCD
V
SSD
V
CCpVSSP1
Amp
V
SP +
SP -
SSP2
Publication Release Date: September 11, 2007
- 5 - Revision 0
4. PIN CONFIGURATION
ISD1916
V
SSD
S0 / M1
S1 / M2
S2 / M3
S3 / M4
PlayL / FMC1
E0 / M5
V
SSA
E1 / M6
E2 / M7
E3 / M8
V
SSP2
SP-
V
CCP
10
11
12
13
14
1
2
3
4
5
6
7
ISD1916
8
9
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CCD
NORM / MODE
FT
XCLK / FMC3
REC / R/P
PlayE / FMC2
LED
V
CCA
Rosc
Mic-
Mic+_AnaIn
AGC
V
SSP1
SP+
SOIC
Publication Release Date: September 11, 2007
- 6 - Revision 0
5. PIN DESCRIPTION
[1
]
[1
]
[1
]
[1
]
[1
]
[1
]
[1
]
[1
]
PIN NAME PIN # I / O FUNCTION
V
1 I
SSD
M1
S0 /
M2
S1 /
S2 / M3
S3 / M4
PLAYL / FMC1
E0 / M5
V
8 I
SSA
E1
/ M6
E2 /M7
E3 /M8
V
12 I
SSP2
2 I
3 I
4 I
5 I
6 I
7 I
9 I
10 I
11 I
SP- 13 O
V
14 I
CCP
SP+ 15 O
V
16 I
SSP1
AGC 17 I
MIC+ / AnaIn 18 I
Digital Ground: Ground path for digital circuits.
S0
: In Norm mode, Start Address Bit 0.
M1 : When MODE is active, low active operation on 1
& debounce existed.
S1
: In Norm mode, Start Address Bit 1.
M2 : When MODE is active, low active operation on 2
& debounce existed.
S2
: In Norm mode, Start Address Bit 2.
M3 : When MODE is active, low active operation on 3
& debounce existed.
S3
: In Norm mode, Start Address Bit 3.
M4 : When MODE is active, low active operation on 4
& debounce existed.
PLAYL : In Norm mode, low active input, Level-hold playback start to end
addresses, debounce & internal pull-up existed. Holding
perform looping playback function from start to end addresses with insignificant
dead time between messages regardless of sampling frequencies.
FMC1 : When MODE is active, FMC1 , together with FMC2 & FMC3 , setup
various fixed-message configurations.
E0
: In Norm mode, End Address Bit 0.
M5 : When MODE is active, low active operation on 5
& debounce existed.
Analog Ground: Ground path for analog circuits.
E1
: In Norm mode, End Address Bit 1.
M6 : When MODE is active, low active operation on 6
& debounce existed.
E2
: In Norm mode, End Address Bit 2.
M7 : When MODE is active, low active operation on 7
& debounce existed.
E3
: In Norm mode, End Address Bit 3.
M8
: When
MODE
is active, low active operation on 8
& debounce existed.
Ground: Ground for negative PWM speaker driver.
SP-: Negative signal of the differential Class-D PWM speaker outputs. This output,
together with the SP+, is used to drive an 8Ω speaker directly.
Speaker Power Supply: Power supply for PWM speaker drivers.
SP+: Positive signal of the differential Class-D PWM speaker outputs. This output,
together with the SP-, is used to drive an 8Ω speaker directly.
Ground: Ground for positive PWM speaker driver.
Automatic Gain Control (AGC): The AGC adjusts the gain of the microphone
preamplifier circuitry.
• MIC+ : Non-inverting input of the differential microphone signal.
• AnaIn : When
FT is selected, the MIC+ input is configured to a single-ended
input with 1Vp-p maximum input amplitude and feed-through to the speaker
outputs.
ISD1916
st
Message. Internal pull-up
nd
Message. Internal pull-up
rd
Message. Internal pull-up
th
Message. Internal pull-up
PLAYL Low constantly will
th
Message. Internal pull-up
th
Message. Internal pull-up
th
Message. Internal pull-up
th
Message. Internal pull-up
Publication Release Date: September 11, 2007
- 7 - Revision 0
PIN NAME PIN # I / O FUNCTION
MIC- 19 I
MIC- : Inverting input of the differential microphone signal. While
MIC- pin is disabled and must be floated.
Rosc 20 I
Oscillator Resistor: Connect an external resistor from this pin to V
internal sampling frequency.
V
21 I
CCA
LED
22 O
Analog Power Supply: Power supply for analog circuits.
LED output: During recording, this output is Low. Also, LED pulses Low
momentarily at the end of playback.
PLAYE / FMC2
23 I
PLAYE : In Norm mode, low active input, edge-trigger playback from start to end
FMC2 : When MODE is active, FMC2 , together with FMC1 & FMC3 , setup
various fixed-message configurations.
REC / /PR
24 I
REC : In Norm mode, level-hold (after 1 sec holding) or edge-trigger (toggle on-off),
low active, recording from start to end addresses. Debounce & internal pull-up
existed.
/PR ( When MODE is active):
• When /PR is set to Low, level-hold record operation is selected.
• When
/PR is set to High, edge-trigger & toggle on-off playback operation is
selected.
XCLK / FMC3
25 I
External Clock: In Norm mode, low active and level-hold input.As XCLK
activated, Rosc pin accepts external clock input signal, provided resistor at Rosc
must be removed. Connecting this pin to High enables device running on internal
clock via Rosc resistor. If not used, XCLK must be at high level.
When MODE is active, FMC3 , together with FMC1 & FMC2 , setup various fixed-