• Quad (DS3184), triple (DS3183), dual
(DS3182) or single (DS3181) with integrated
LIU ATM / Packet PHYs for DS3 and E3
• Each port independently configurable
• Performs receive clock/data recovery and
transmit wave shaping
• Jitter attenuators can be placed either in the
receive or transmit paths
• Interfaces to 75Ω coaxial cable at lengths up
to 380 meters or 1246 feet (DS3) or 440
meters or 1443 feet (E3)
• Uses 1:2 transformers on both Tx and Rx
• Requires minimal external components
• Universal PHYs map ATM cells and/or
HDLC packets into DS3 or E3 data streams
• UTOPIA 2 or 3 or POS-PHY 2 or 3 interface
with 8, 16, or 32 bit bus width up to 66 MHz
• Ports independently configurable for cell or
packet traffic in POS-PHY bus modes
• Direct, PLCP and clear-channel cell mapping
• Direct and clear-channel packet mapping
• On-chip DS3 (M23 or C-bit) and E3 (G.751
or G.832) framers
• Ports independently configurable for DS3, E3
or arbitrary framing protocol up to 52 Mbps
• Programmable (externally controlled or
internally hardware based engine) subrate
DS3/E3 circuitry
• Full featured DS3/E3/PLCP alarms
• Built-in HDLC controllers with 256 byte
FIFOs for DS3 PMDL, G.751 Sn bit or G.832
NR/GC bytes
www.maxim-ic.com/telecom
PRODUCT BRIEF
PRODUCT BRIEF
PRELIMINAR
• On-chip BERTs for PRBS and repetitive
pattern generation, detection and analysis
• Large performance-monitoring counters for
accumulation intervals up to 1 second
• Flexible overhead insertion/extraction ports
for DS3, E3 and PLCP framers
• Loopback include line, diagnostic, framer
payload and system interface
• Ports can be disabled to reduce power
• Integrates clock rate adapter to generate the
required 44.736 MHz for DS3, 34.368 MHz
for E3, and/or 52 MHz for arbitrary framing
protocol up to 52 Mbps
• 8/16-bit generic microprocessor interface
• Low power 3.3V operation (5V tolerant I/O)
• Small high-density Thermally Enhanced (TE)
Chip Scale BGA packaging
• Industrial temperature range: -40 to +85°C
• IEEE 1149.1 JTAG test port
Note: This Product Preview contains preliminary information and is subject to change without notice.
Some revisions of this device may incorporate deviations from published specifications known as errata.
Multiple revisions of any device may be simultaneously available through various sales channels. For
information about device errata, visit: http://dbserv.maxim-ic.com/errata.cfm
Rev 1.5 1 of 13 022304
.
Maxim/Dallas Semiconductor Confidential
r
PRODUCT PREVIEW
DS3181,2,3,4 Multi-Port ATM/Packet PHYs
For DS3/E3 with Built-In LIUs
FUNCTIONAL DIAGRAM
Line
Interface
TXPn/TXNn
RXPn/RXNn
Ports[1:n]
To T3/E3
Transformers
DS3/E3
Overhead
Ports[1:n]
Frame
Interface
Ports[1:n]
PLCP
Overhead
Ports[1:n]
DS318x
Microprocessor
Interface
System
Interface
UTOPIA or
POS-PHY
bus
to ATM or
Link layer
ORDERING INFORMATION
Commercial Temperature Range (0°C to 70°C)
DS3181 Single 400-lead TE-CSBGA
DS3182 Dual 400-lead TE-CSBGA
DS3183 Triple 400-lead TE-CSBGA
DS3184 Quad 400-lead TE-CSBGA
Industrial Temperature Range (-40°C to 85°C)
DS3181N Single 400-lead TE-CSBGA
DS3182N Dual 400-lead TE-CSBGA
DS3183N Triple 400-lead TE-CSBGA
DS3184N Quad 400-lead TE-CSBGA
www.maxim-ic.com/telecom
Note: This Product Preview contains preliminary information and is subject to change without notice.
Some revisions of this device may incorporate deviations from published specifications known as errata.
Multiple revisions of any device may be simultaneously available through various sales channels. For
information about device errata, visit: http://dbserv.maxim-ic.com/errata.cfm
The DS3184 (quad), DS3183 (triple), DS3182 (dual), and DS3181 (single) PHYs perform all of the
functions necessary for mapping/demapping ATM cells and/or packets into as many as four DS3/E3 data
streams on T3 or E3 physical copper lines. Each line interface unit (LIU) has independent receive and
transmit paths. The Receive LIU block performs clock and data recovery from a B3ZS- or HDB3-coded
AMI signal and monitors for loss of the incoming signal. The Receive Framer block optionally performs
B3ZS/HDB3 decoding. The Transmit Formatter optionally performs B3ZS/HDB3 encoding, and drives
standard pulse-shape waveforms onto 75-ohm coaxial cable. Dedicated cell processor and packet
processor blocks prepare outgoing cells or packets for transmission and check incoming cells or packets
upon arrival. Built-in DS3/E3 framers transmit and receive cell/packet data in properly formatted M23
DS3, C-bit DS3, G.751 E3 or G.832 E3 data streams. PLCP framers provide legacy ATM transmissionconvergence support. With integrated hardware support for both cells and packets, the DS3184/3/2/1
PHYs enable high-density universal line cards for unchannelized DS3/E3 from T3/E3 copper lines to
ATM/Packet system switch interface. The DS318x ATM/Packet PHYs with embedded LIU conform to
the telecommunications standards listed in section 4.
1 BLOCK DIAGRAMS
Figure 1-1 shows the external components required at each LIU interface for proper operation. Figure 1-2
shows the functional block diagram of one channel ATM / Packet PHY.
The following figures, Figure 2-1 and Figure 2-2, show applications for DS3184 as four port
unchannelized ATM and packet T3/E3 line cards, respectively.
• System interface configurable for UTOPIA 2 / UTOPIA 3 for ATM cell traffic or POS-PHY 2 / POSPHY 3 for HDLC or mixed packet/cell traffic
• Supports the following transmission protocols:
• Direct-mapped ATM over DS3 or subrate DS3
• PLCP-mapped ATM over DS3
• Direct-mapped ATM over G.751 E3 or subrate G.751 E3
• PLCP-mapped ATM over G.751 E3
• Direct-mapped ATM over G.832 E3 or subrate G.832 E3
• Direct-mapped ATM over externally-defined frame formats up to 52 Mbps
• Clear-channel ATM (cell-based physical layer) at line rates up to 52 Mbps
• Direct-mapped HDLC over DS3 or subrate DS3
• Direct-mapped HDLC over G.751 E3 or subrate G.751 E3
• Direct-mapped HDLC over G.832 E3 or subrate G.832 E3
• Direct-mapped HDLC over externally-defined frame formats up to 52 Mbps
• Clear-channel HDLC at line rates up to 52 Mbps
• In UTOPIA bus mode, ports are independently configurable for any ATM protocol
• In POS-PHY bus mode, ports are independently configurable for any ATM or HDLC protocol
• Provides all necessary I/O to support externally controlled subrate DS3 or E3 on any ports
• Supports gapped 52 MHz clock rates for signals embedded in SONET/SDH
• Clock, data and control signals can be inverted to allow a glueless interface to other devices
• Detection of loss of transmit clock and loss of receive clock
• Manual or automatic one-second update of performance monitoring counters
• Each port can be put into a low-power standby mode when not being used
3.2 Receive DS3/E3 LIU Features
• AGC/Equalizer block handles from 0 dB to 15 dB of cable loss
• Loss-of-lock PLL status indication
• Interfaces directly to a DSX monitor signal (20 dB flat loss) using built-in pre-amp
• Digital and analog Loss of Signal (LOS) detectors (ANSI T1.231 and ITU G.775)
• Per-channel power-down control
3.3 Receive DS3/E3 Framer Features
• Frame synchronization for M23 or C-bit Parity DS3, G.751 E3 or G.832 E3
• B3ZS/HDB3 decoding
• Detection and accumulation of bipolar violations (BPV), code violations (CV), excessive zeroes
occurrences (EXZ), F-bit errors, M-bit errors, FAS errors, LOF occurrences, P-bit parity errors, CPbit parity errors, BIP-8 errors, and far end block errors (FEBE)
• Detection of RDI, AIS, DS3 idle signal, loss of signal (LOS), severely error framing event (SEFE),
change of frame alignment (COFA), receipt of B3ZS/HDB3 codewords, DS3 application ID bit, DS3
M23/C-bit format mismatch, G.751 national bit, and G.832 RDI (FERF), payload type, and timing
marker bits
• HDLC controller with 256 byte FIFO for DS3 path maintenance data link (PMDL), G.751 national
bit, or G.832 NR/GC channels
• FEAC controller with four-codeword FIFO for DS3 FEAC channel
• 16-byte Trail Trace Buffer compares and stores G.832 trail access point identifier
• Most framing overhead fields presented on the receive overhead port
• Framer pass-through mode for clear channel applications and externally defined frame formats
• Built-in support for subrate DS3/E3
3.4 Receive PLCP Framer Features
• PLCP frame synchronization
• C1 cycle/stuff counter interpretation
• Detection of out of frame (OOF), BIP-8 errors, FEBE and RAI (Yellow Signal)
• Frame timing is presented on the 8KREFO output pin
• All path overhead fields presented on the PLCP receive overhead port
3.5 Receive Cell Processor Features
• HEC-based cell delineation within the DS3/E3 frame, the PLCP frame, an externally defined frame,
or the entire line bandwidth
• Cell descrambling using the self-synchronizing scrambler (x43+1) for ATM over DS3/E3 or the
distributed sample scrambler for clear-channel ATM (cell-based physical layer)
• HEC error detection and correction; HEC discard
• Filtering of idle, unassigned and/or invalid cells (provisionable)
• Header pattern comparison vs. 32-bit header pattern and mask registers; counting of matching or non-
matching cells; discard of matching or non-matching cells
correction, erred cell extraction, cell descrambling, idle/unassigned/invalid cell filtering, header
pattern match counting/discarding, LCD integration time
• Status fields include: out of cell delineation (OCD), loss of cell delineation (LCD) and receipt of idle,
unassigned, invalid, erred, corrected or header-pattern-match cells
• Performance monitoring counters for forwarded cells, corrected cells, uncorrectable cells, header
pattern match/no-match cells, and filtered idle/unassigned/invalid cells
3.6 Receive Packet Processor Features
• Packet descrambling using the self-synchronizing scrambler (x43+1)
• Flag detection, packet delineation, and interframe fill discard (flags and all-ones)
• Packet abort detection and accumulation
• Bit or octet destuffing
• FCS checking (16-bit or 32-bit), error accumulation, and FCS discard
• Packet size checking vs. programmable minimum and maximum size registers
• Abort declaration for packets with non-integral number of bytes
• Controls include enables/disables/settings for: packet processing, descrambling, 16/32-bit FCS,
filtering of FCS erred packets, FCS discard, minimum/maximum packet size
• Status fields include: receipt of FCS erred packet, aborted packet, size violation packet, non-integerlength packets
• Packet scrambling using the self-synchronizing scrambler (x
+1)
• Controls include enables/disables/settings for: packet processing, FCS insertion or overwrite, 16/32bit FCS, inter-frame fill type/length, scrambling, FCS error insertion type/rate/count
• Counters for number of packets and bytes read from the transmit FIFO
3.13 Transmit PLCP Formatter Features
• Insertion of FAS bytes (A1, A2), path overhead identification (POI) bytes, and path overhead bytes
• Generation of BIP-8 (B1), FEBE and RAI (G1)
• C1 cycle/stuff counter generation referenced to the 8KREFI input pin, referenced to the received
PLCP timing, or based on a fixed stuff pattern
• Automatic or manual insertion of FAS errors, BIP-8 errors
• All path overhead fields can be sourced from the PLCP transmit overhead port
3.14 Transmit DS3/E3 Formatter Features
• Insertion of framing overhead for M23 or C-bit parity DS3, G.751 E3 or G.832 E3
• B3ZS/HDB3 encoding
• Generation of RDI, AIS, DS3 idle signal, and G.832-E3 RDI
• Automatic or manual insertion of bipolar violations (BPVs), excessive zeroes (EXZ) occurrences, F-
bit errors, M-bit errors, FAS errors, P-bit parity errors, CP-bit parity errors, BIP-8 errors, and far end
block errors (FEBE)
• HDLC controller with 256 byte FIFO for DS3 path maintenance data link (PMDL), G.751 national
bit, or G.832 NR or GC channels
• FEAC controller for DS3 FEAC channel can be configured to send one codeword, one codeword
continuously, or two different codewords back-to-back to send DS3 Line Loopback commands
• 16-byte Trail Trace Buffer sources the G.832 trail access point identifier
• Insertion of G.832 payload type and timing marker bits from registers
• C bits configurable as payload or overhead; as overhead they can be controlled from registers or the
transmit overhead port
• Most framing overhead fields can be sourced from transmit overhead port
• Formatter pass-through mode for clear channel applications and externally defined frame formats
• Built-in support for subrate DS3/E3
3.15 Transmit DS3/E3 LIU Features
• Wide 50±20% transmit clock duty cycle
• Line Build-Out (LBO) control
• Tri-state line driver outputs support protection switching applications
• Per-channel power-down control
• Output driver monitor
3.16 HDLC Controller Features
• 256-byte receive and transmit FIFOs
• Handles all of the normal Layer 2 tasks including zero stuffing/destuffing, FCS generation/checking,
abort generation/checking, flag generation/detection, and byte alignment
• Programmable high or low water marks for the transmit and receive FIFOs
• Independent per port built-in support for subrate DS3 or E3
• Independent subrate operation for both Rx and Tx data paths
• Subrate operation for each channel is totally independent from the other channels’ operation, i.e. all
subrate functions within the device are mutually exclusive
• Three distinct subrate algorithms:
• (FFRAC) Externally controlled with DS3 or E3 payload manipulating capability
• (XFRAC) Externally controlled with simple DS3 or E3 data rate reduction capability
• (IFRAC) Internally controlled with flexible DS3 or E3 data rate reduction capability
• Subrate algorithm selection is on per port basis
• Internal subrate mechanism allows down to bit-level granularity of the DS3 or E3 payload
4 STANDARDS COMPLIANCE
Specification
ANSI
T1.102-1993
T1.107-1995
T1.231-1997
Specification Title
Digital Hierarchy – Electrical Interfaces
Digital Hierarchy – Formats Specification
Digital Hierarchy – Layer 1 In-Service Digital Transmission Performance
Monitoring
T1.404-1994
T1.646-1995
Network-to-Customer Installation – DS3 Metallic Interface Specification
Broadband ISDN – Physical Layer Specification for User-Network Interfaces
Including DS1/ATM
ATM Forum
af-phy-0034.000 E3 Public UNI, August, 1995
af-phy-0039.000 UTOPIA Level 2, Version 1.0, June, 1995
af-phy-0043.000
A Cell-Based Transmission Convergence Sublayer for Clear Channel Interfaces,
Error Performance Measuring Equipment Operating at the Primary Rate and
Above, October, 1992 Q.921 ISDN User-Network Interface – Data Link Layer Specification, March 1993
OIF
OIF-SPI3-01.0
System Packet Interface Level 3 (SPI-3): OC-48 System Interface for Physical and
Link Layer Devices
Saturn Group
POS-PHY 2 POS-PHYTM Level 2 Packet Over SONET Interface Specification for Physical Layer
Devices, December, 1998
POS-PHY 3
POS-PHY Level 3 Packet Over SONET Interface Specification for Physical and Link
Layer Devices, June, 2000
Telcordia
GR-253-CORE SONET Transport Systems: Common Generic Criteria, Issue 2, December 1995
GR-499-CORE Transport Systems Generic Requirements (TSGR): Common Requirements, Issue 2,
December 1998
GR-820-CORE Generic Digital Transmission Surveillance, Issue 1, November 1994
Saturn and POS-PHY are trademarks of PMC-Sierra, Inc.