Rainbow Electronics ATF22V10CQ User Manual

Features

• Industry-standard Architecture

– Low-cost, Easy-to-use Software Tools

• High-speed, Electrically Erasable Programmable Logic Devices

– 5 ns Maximum Pin-to-pin Delay

• CMOS- and TTL-compatible Inputs and Outputs

– Latch Feature Holds Inputs to Previous Logic States

• Pin-controlled Standby Power (10 µA Typical)

• Advanced Flash Technology

– Reprogrammable
– 100% Tested

• High-reliability CMOS Process

– 20-year Data Retention
– 100 Erase/Write Cycles
– 2,000V ESD Protection
– 200 mA Latch-up Immunity

• Dual Inline and Surface Mount Packages in Standard Pinouts

• PCI-compliant

• True Input Transition Detection “Z” and “QZ” Version

Pin Configurations

All Pinouts Top View

Pin Name Function

CLK Clock

IN Logic Inputs

I/O Bi-directional Buffers

GND Ground

VCC +5V Supply

CLK/IN

IN/PD

GND

IN
IN

IN
IN
IN
IN
IN
IN
IN

1
2
3
4
5
6
7
8
9
10
11
12

TSSOP

High­performance
EE PLD

ATF22V10C
ATF22V10CQ

See separate datasheet
for ATF22V10CZ and
ATF22V10CQZ options.

24

VCC

23

I/O

22

I/O

21

I/O

20

I/O

19

I/O

18

I/O

17

I/O

16

I/O

15

I/O

14

I/O

13

IN

PD Power-down

PLCC

ININCLK/IN

VCC*

VCC

I/O

I/O

432

1

282726

IN/PD

GND*

IN
IN

IN
IN
IN

5
6
7
8
9
10
11

12131415161718

IN

IN

GND

GND*

I/O

25

I/O

24

I/O

23

GND*

22

I/O

21

I/O

20

I/O

19

IN

I/O

I/O

Note: For all PLCCs (except “-5”), pins 1, 8, 15 and 22 can be

left unconnected. However, if they are connected, supe­rior performance will be achieved.

CLK/IN

IN/PD

GND

DIP/SOIC

1
2

IN

3

IN

4
5

IN

6

IN

7

IN

8

IN

9

IN

10

IN

11

IN

12

24

VCC

23

I/O

22

I/O

21

I/O

20

I/O

19

I/O

18

I/O

17

I/O

16

I/O

15

I/O

14

I/O

13

IN

Rev. 0735P–PLD–01/0 2

1

Logic Diagram

Description

The ATF22V10C is a high-performance CMOS (electrically erasable) programmable
logic device (PLD) that utilizes Atmel’s proven electrically erasable Flash memory tech­nology. Speeds down to 5 ns and power dissipation as low as 100 µA are offered. All
speed ranges are specified over the full 5V ± 10% range for industrial temperature
ranges, and 5V ± 5% for commercial temperature ranges.

Several low-power options allow selection of the best solution for various types of
power-limited applications. Each of these options significantly reduces total system
power and enhances system reliability.

Absolute Maximum Ratings*

Temperature under Bias .................................. -40°Cto+85°C

Storage Temperature ..................................... -65°Cto+150°C

Voltage on Any Pin with

Respect to Ground .........................................-2.0V to +7.0V

Voltage on Input Pins
with Respect to Ground

during Programming ..................................... -2.0V to +14.0V

Programming Voltage with

Respect to Ground .......................................-2.0V to +14.0V

*NOTICE: Stresses beyond those listed under “Absolute

Maximum Ratings” may cause permanent dam­age to the device. This is a stress rating only and
functional operation of the device at these or any

(1)

(1)

Note: 1. Minimum voltage is -0.6V DC, which may under-

(1)

other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.

shoot to -2.0V for pulses of less than 20 ns.
Maximum output pin voltage is V
which may overshoot to 7.0V for pulses of less
than 20 ns.

+ 0.75V DC,

CC

DC and AC Operating Conditions

Commercial Industrial

Operating Temperature (Ambient) 0°C-70°C-40°C-85°C

V

Power Supply 5V ±5% 5V ± 10%

CC

2

ATF22V10C(Q)

0735P–PLD–01/02

Compiler Mode Selection

PAL Mode

(5828 Fuses)

GAL Mode

(5892 Fuses)

ATF22V10C(Q)

Power-down Mode

(5893 Fuses)

(1)

Synario ATF22V10C (DIP)

ATF22V10C (PLCC)

WINCUPL P22V10

P22V10LCC

ATTF22V10C DIP (UES)

ATF22C10C PLCC (UES)

G22V10

G22V10LCC

ATF22V10C DIP (PWD)

ATF22V10C PLCC (PWD)

G22V10CP

G22V10CPLCC

Note: 1. These device types will create a JEDEC file which when programmed in ATF22V10C devices will enable the power-down

mode feature. All other device types have the feature disabled.

DC Characteristics

Symbol Parameter Condition Min Typ Max Units

I

IL

I

IH

I

CC

Input or I/O Low
Leakage Current

Input or I/O High
Leakage Current

Power Supply Current,
Standby

0 ≤ V

≤ VIL(Max) -35.0 -10.0 µA

IN

3.5 ≤ V

≤ V

IN

CC

C-5, 7, 10 Com. 85.0 130.0 mA

C-10 Ind. 90.0 140.0 mA

V

=Max,

CC

V

=Max,

IN

Outputs Open

C-15 Com. 65.0 90.0 mA

C-15 Ind. 65.0 115.0 mA

CQ-15 Com. 35.0 55.0 mA

CQ-15 Ind. 35.0 70.0 mA

C-5, 7, 10 Com. 150.0 mA

10.0 µA

C-10 Ind. 160.0 mA

I

CC2

Clocked Power Supply
Current

VCC= Max, Outputs Open,

f=15MHz

C-15 Com. 70.0 90.0 mA

C-15 Ind. 70.0 90.0 mA

CQ-15 Com. 40.0 60.0 mA

CQ-15 Ind. 40.0 80.0 mA

V

= Max Com. 10.0 100.0 µA

I

PD

(1)

I

OS

V

IL

V

IH

V

OL

V

OH

Power Supply Current,
PD Mode

Output Short Circuit
Current

Input Low Voltage -0.5 0.8 V

Input High Voltage 2.0 VCC+0.75 V

Output Low Voltage

Output High Voltage

CC

V

= 0, Max Ind. 10.0 100.0 µA

IN

V

= 0.5V -130.0 mA

OUT

V

IN=VIH

V

CC

V

IN=VIH

V

CC

=Min

=Min

or VIL,

or VIL,

I

=16mA

OL

=12mA Mil. 0.5 V

I

OL

=-4.0mA 2.4 V

I

OH

Com.,

Ind.

0.5 V

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

0735P–PLD–01/02

3

AC Waveforms

(1)

Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

AC Characteristics

(1)

Symbol Parameter

t

PD

Input or Feedback to Combinatorial

1.0 5.0 3.0 7.5 3.0 10.0 3.0 15.0 ns

Output

t

CO

t

CF

t

S

t

H

Clock to Output 1.0 4.0 2.0 4.5

Clock to Feedback 2.5 2.5 2.5 2.5 ns

Input or Feedback Setup Time 3.0 3.5 4.5 10.0 ns

Hold Time 0 0 0 0 ns

External Feedback 1/(tS+tCO) 142.0 125.0

f

t

t

t

t

MAX

W

EA

ER

AP

Internal Feedback 1/(t

No Feedback 1/(t

WH+tWL

) 166.0 142.0 117.0 80.0 MHz

S+tCF

) 166.0 166.0 125.0 83.3 MHz

Clock Width (tWLand tWH) 3.0 3.0 3.0 6.0 ns

Input or I/O to Output Enable 2.0 6.0 3.0 7.5 3.0 10.0 3.0 15.0 ns

Input or I/O to Output Disable 2.0 5.0 3.0 7.5 3.0 9.0 3.0 15.0 ns

Input or I/O to Asynchronous Reset of

3.0 7.0 3.0 10.0 3.0 12.0 3.0 20.0 ns

Register

t

t

t

t

AW

AR

SP

SPR

Asynchronous Reset Width 5.5 7.0 8.0 15.0 ns

Asynchronous Reset Recovery Time 4.0 5.0 6.0 10.0 ns

Setup Time, Synchronous Preset 4.0 4.5 6.0 10.0 ns

Synchronous Preset to Clock

4.0 5.0 8.0 10.0 ns

Recovery Time

Notes: 1. See ordering information for valid part numbers.

2. 5.5 ns for DIP package devices.

3. 111 MHz for DIP package devices.

-5 -7 -10 -15

(2)

(3)

2.0 6.5 2.0 8.0 ns

90.0 55.5 MHz

UnitsMin Max Min Max Min Max Min Max

4

ATF22V10C(Q)

0735P–PLD–01/02

ATF22V10C(Q)

Power-down AC Characteristics

(1)(2)(3)

-5 -7 -10 -15

Symbol Parameter

t

IVDH

t

GVDH

t

CVDH

t

DHIX

t

DHGX

t

DHCX

t

DLIV

t

DLGV

t

DLCV

t

DLOV

Valid Input before PD High 5.0 7.5 10.0 15.0 ns

Valid OE before PD High 0 0 0 0 ns

Valid Clock before PD High 0 0 0 ns

Input Don’t Care after PD High 5.0 7.0 10.0 15.0 ns

OE Don’t Care after PD High 5.0 7.0 10.0 15.0 ns

Clock Don’t Care after PD High 5.0 7.0 10.0 15.0 ns

PD Low to Valid Input 5.0 7.5 10.0 15.0 ns

PD Low to Valid OE 15.0 20.0 25.0 30.0 ns

PD Low to Valid Clock 15.0 20.0 25.0 30.0 ns

PD Low to Valid Output 20.0 25.0 30.0 35.0 ns

Notes: 1. Output data is latched and held.

2. High-Z outputs remain high-Z.

3. Clock and input transitions are ignored.

Input Test Waveforms and Measurement Levels

UnitsMin Max Min Max Min Max Min Max

Commercial Output Test Loads

Pin Capacitance

f=1MHz,T=25°C

C

IN

C

OUT

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

(1)

Typ Max Units Conditions

58pFV

68pFV

IN

OUT

=0V

=0V

0735P–PLD–01/02

5

Power-up Reset The registers in the ATF22V10Cs are designed to reset during power-up. At a point

delayed slightly from V
output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous
nature of reset and the uncertainty of how V
conditions are required:

1. The V

rise must be monotonic, and starts below 0.7V,

CC

2. After reset occurs, all input and feedback setup times must be met before driving
the clock pin high, and

3. The clock must remain stable during t

POWER

crossing V

CC

, all registers will be reset to the low state. The

RST

actually rises in the system, the following

CC

.

PR

V

R

ST

t

PR

Preload of Registered Outputs

REGISTERED
OUTP UTS

C

LOCK

The ATF22V10C’s registers are provided with circuitry to allow loading of each register
with either a high or a low. This feature will simplify testing since any state can be forced
into the registers to control test sequencing. A JEDEC file with preload is generated

t

S

t

W

when a source file with vectors is compiled. Once downloaded, the JEDEC file preload
sequence will be done automatically by most of the approved programmers after the
programming.

Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if
the device is secured. These bits can be used for user-specific data.

Parameter Description Typ Max Units

t

PR

V

RST

Power-up Reset Time 600 1,000 ns

Power-up Reset Voltage 3.8 4.5 V

Security Fuse Usage A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse pat-

terns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit
User Signature remains accessible.

Programming/ Erasing

6

ATF22V10C(Q)

The security fuse should be programmed last, as its effect is immediate.

Programming/erasing is performed using standard PLD programmers. See “CMOS PLD
Programming Hardware & Software Support” for information on software/programming.

0735P–PLD–01/02