Rainbow Electronics AT45DB161E User Manual

AT45DB161E

16-Mbit DataFlash (with Extra 512-Kbits), 2.3V or 2.5V Minimum

SPI Serial Flash Memory

DATASHEET

Features

 Single 2.3V - 3.6V or 2.5V - 3.6V supply

 Serial Peripheral Interface (SPI) compatible

 Supports SPI modes 0 and 3  Supports RapidS

 Continuous read capability through entire array

 Up to 85MHz  Low-power read option up to 10MHz  Clock-to-output time (t

 User configurable page size

 512 bytes per page  528 bytes per page (default)  Page size can be factory pre-configured for 512 bytes

 Two fully independent SRAM data buffers (512/528 bytes)

 Allows receiving data while reprogramming the main memory array

 Flexible programming options

 Byte/Page Program (1 to 512/528 bytes) directly into main memory  Buffer Write  Buffer to Main Memory Page Program

 Flexible erase options

 Page Erase (512/528 bytes)  Block Erase (4KB)  Sector Erase (128KB)  Chip Erase (16-Mbits)

 Program and Erase Suspend/Resume

 Advanced hardware and software data protection features

 Individual sector protection  Individual sector lockdown to make any sector permanently read-only

 128-byte, One-Time Programmable (OTP) Security Register

 64 bytes factory programmed with a unique identifier  64 bytes user programmable

 Hardware and software controlled reset options

 JEDEC Standard Manufacturer and Device ID Read

 Low-power dissipation

 500nA Ultra-Deep Power-Down current (typical)  3μA Deep Power-Down current (typical)  25μA Standby current (typical at 20MHz)  11mA Active Read current (typical)

 Endurance: 100,000 program/erase cycles per page minimum

 Data retention: 20 years

 Complies with full industrial temperature range

 Green (Pb/Halide-free/RoHS compliant) packaging options

 8-lead SOIC (0.150" wide and 0.208" wide)  8-pad Ultra-thin DFN (5 x 6 x 0.6mm)  9-ball Ultra-thin UBGA (6 x 6 x 0.6mm)

™

operation

) of 6ns maximum

8782D–DFLASH–11/2012

Description

The Adesto® AT45DB161E is a 2.3V or 2.5V minimum, serial-interface sequential access Flash memory ideally suited for a wide variety of digital voice, image, program code, and data storage applications. The AT45DB161E also supports the RapidS serial interface for applications requiring very high speed operation. Its 17,301,504 bits of memory are organized as 4,096 pages of 512 bytes or 528 bytes each. In addition to the main memory, the AT45DB161E also contains two SRAM buffers of 512/528 bytes each. The buffers allow receiving of data while a page in the main memory is being reprogrammed. Interleaving between both buffers can dramatically increase a system's ability to write a continuous data stream. In addition, the SRAM buffers can be used as additional system scratch pad memory, and E (bit or byte alterability) can be easily handled with a self-contained three step read-modify-write operation.

Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the Adesto DataFlash

uses a serial interface to sequentially access its data. The simple sequential access dramatically reduces active pin count, facilitates simplified hardware layout, increases system reliability, minimizes switching noise, and reduces package size. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage, and low-power are essential.

To allow for simple in-system re-programmability, the AT45DB161E does not require high input voltages for programming. The device operates from a single 2.3V to 3.6V or 2.5V to 3.6V power supply for the erase and program and read operations. The AT45DB161E is enabled through the Chip Select pin (

CS) and accessed via a 3-wire interface

consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.

PROM emulation

1. Pin Configurations and Pinouts

Figure 1-1. Pinouts

8-lead SOIC

Top View

SCK

RESET

2 3 4

GND

RESET

Note: 1. The metal pad on the bottom of the UDFN package is not internally connected to a voltage potential.

This pad can be a “no connect” or connected to GND.

SCK

8-pad UDFN

Top View

8-ball UBGA

Top View

GND

SCK GND V

SO SI RST

WPNCCS

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

Table 1-1. Pin Configurations

Symbol Name and Function

Chip Select: Asserting the CS pin selects the device. When the CS pin is deasserted, the

device will be deselected and normally be placed in the standby mode (not Deep Power-Down mode) and the output pin (SO) will be in a high-impedance state. When the device is

deselected, data will not be accepted on the input pin (SI).

A high-to-low transition on the transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device will not enter the standby mode until the completion of the operation.

Serial Clock: This pin is used to provide a clock to the device and is used to control the flow of

SCK

data to and from the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK, while output data on the SO pin is always clocked out on the falling edge of SCK.

Serial Input: The SI pin is used to shift data into the device. The SI pin is used for all data input

including command and address sequences. Data on the SI pin is always latched on the rising edge of SCK. Data present on the SI pin will be ignored whenever the device is deselected ( is deasserted).

Serial Output: The SO pin is used to shift data out from the device. Data on the SO pin is

always clocked out on the falling edge of SCK. The SO pin will be in a high-impedance state whenever the device is deselected (

CS pin is required to start an operation and a low-to-high

CS is deasserted).

Asserted

State

Low Input

— Input

— Output

Type

RESET

GND

Write Protect: When the WP pin is asserted, all sectors specified for protection by the Sector Protection Register will be protected against program and erase operations regardless of whether the Enable Sector Protection command has been issued or not. The independently of the software controlled protection method. After the

WP pin functions

WP pin goes low, the

contents of the Sector Protection Register cannot be modified.

If a program or erase command is issued to the device while the

WP pin is asserted, the device will simply ignore the command and perform no operation. The device will return to the idle state once the Sector Lockdown command, however, will be recognized by the device when the

CS pin has been deasserted. The Enable Sector Protection command and the

WP pin is

asserted.

WP pin is internally pulled-high and may be left floating if hardware controlled protection

The will not be used. However, it is recommended that the V

whenever possible.

WP pin also be externally connected to

Reset: A low state on the reset pin (RESET) will terminate the operation in progress and reset the internal state machine to an idle state. The device will remain in the reset condition as long as a low level is present on the

RESET pin. Normal operation can resume once the RESET pin

is brought back to a high level.

The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during power-on sequences. If this pin and feature is not utilized, then it is recommended that the

RESET pin be driven high externally.

Device Power Supply: The VCC pin is used to supply the source voltage to the device. Operations at invalid V

voltages may produce spurious results and should not be attempted.

Ground: The ground reference for the power supply. GND should be connected to the system ground.

Low Input

— Power

— Ground

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

2. Block Diagram

Figure 2-1. Block Diagram

SCK

RESET

GND

Flash Memory Array

Page (512/528 bytes)

Buffer 1 (512/528 bytes) Buffer 2 (512/528 bytes)

I/O Interface

SOSI

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

3. Memory Array

To provide optimal flexibility, the AT45DB161E memory array is divided into three levels of granularity comprising of sectors, blocks, and pages. Figure 3-1, Memory Architecture Diagram illustrates the breakdown of each level and details the number of pages per sector and block. Program operations to the DataFlash can be done at the full page level or at the byte level (a variable number of bytes). The erase operations can be performed at the chip, sector, block, or page level.

Figure 3-1. Memory Architecture Diagram

Sector Architecture Block Architecture Page Architecture

Sector 0a = 8 pages

4,096/4,224 bytes

Sector 0b = 248 pages 126,976/130,944 bytes

Sector 1 = 256 pages

131,072 /135,168 bytes

Sector 2 = 256 pages

131,072/135,168 bytes

Sector 14 = 256 pages 131,072/135,168 bytes

Sector 0a

Sector 0b

Sector 1Sector 2

Block 0

Block 1

Block 2

Block 30

Block 31

Block 32

Block 33

Block 62

Block 63

Block 64

Block 65

8 Pages

Block 0

Block 1

Page 0

Page 1

Page 6

Page 7

Page 8

Page 9

Page 14

Page 15

Page 16

Page 17

Page 18

Sector 15 = 256 pages 131,072/135,168 bytes

Block 510

Block 511

Block = 4,096/4,224 bytes

Page 4,094

Page 4,095

Page = 512/528 bytes

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

4. Device Operation

The device operation is controlled by instructions from the host processor. The list of instructions and their associated opcodes are contained in Table 15-1 on page 40 through Table 15-4 on page 41. A valid instruction starts with the falling edge of CS pin is low, toggling the SCK pin controls the loading of the opcode and the desired buffer or main memory address location through the SI (Serial Input) pin. All instructions, addresses, and data are transferred with the Most Significant Bit (MSB) first.

Three address bytes are used to address memory locations in either the main memory array or in one of the SRAM buffers. The three address bytes will be comprised of a number of dummy bits and a number of actual device address bits, with the number of dummy bits varying depending on the operation being performed and the selected device page size. Buffer addressing for the standard DataFlash page size (528 bytes) is referenced in the datasheet using the terminology BFA9 - BFA0 to denote the 10 address bits required to designate a byte address within a buffer. The main memory addressing is referenced using the terminology PA11 - PA0 and BA9 - BA0, where PA11 - PA0 denotes the 12 address bits required to designate a page address, and BA9 - BA0 denotes the 10 address bits required to designate a byte address within the page. Therefore, when using the standard DataFlash page size, a total of 22 address bits are used.

For the “power of 2” binary page size (512 bytes), the buffer addressing is referenced in the datasheet using the conventional terminology BFA8 - BFA0 to denote the nine address bits required to designate a byte address within a buffer. Main memory addressing is referenced using the terminology A20 - A0, where A20 - A9 denotes the 12 address bits required to designate a page address, and A8 - A0 denotes the nine address bits required to designate a byte address within a page. Therefore, when using the binary page size, a total of 21 address bits are used.

CS followed by the appropriate 8-bit opcode and the desired buffer or main memory address location. While the

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

5. Read Commands

By specifying the appropriate opcode, data can be read from the main memory or from either one of the two SRAM data buffers. The DataFlash supports RapidS protocols for Mode 0 and Mode 3. Please see Section 25., Detailed Bit-level

Read Waveforms: RapidS Mode 0/Mode 3 diagrams in this datasheet for details on the clock cycle sequences for each

mode.

5.1 Continuous Array Read (Legacy Command: E8h Opcode)

By supplying an initial starting address for the main memory array, the Continuous Array Read command can be utilized to sequentially read a continuous stream of data from the device by simply providing a clock signal; no additional addressing information or control signals need to be provided. The DataFlash incorporates an internal address counter that will automatically increment on every clock cycle, allowing one continuous read from memory to be performed without the need for additional address sequences. To perform a Continuous Array Read using the standard DataFlash page size (528 bytes), an opcode of E8h must be clocked into the device followed by three address bytes (which comprise the 22-bit page and byte address sequence) and four dummy bytes. The first 12 bits (PA11 - PA0) of the 22-bit address sequence specify which page of the main memory array to read and the last 10 bits (BA9 - BA0) of the 22-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (512 bytes), an opcode of E8h must be clocked into the device followed by three address bytes and four dummy bytes. The first 12 bits (A20 - A9) of the 21-bit address sequence specify which page of the main memory array to read and the last nine bits (A8 - A0) of the 21-bit address sequence specify the starting byte address within the page. The dummy bytes that follow the address bytes are needed to initialize the read operation. Following the dummy bytes, additional clock pulses on the SCK pin will result in data being output on the SO (serial output) pin.

CS pin must remain low during the loading of the opcode, the address bytes, the dummy bytes, and the reading of

The data. When the end of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the SCK frequency allowable for the Continuous Array Read is defined by the f Read bypasses the data buffers and leaves the contents of the buffers unchanged.

CS pin will terminate the read operation and tri-state the output pin (SO). The maximum

CAR1

specification. The Continuous Array

Warning: This command is not recommended for new designs.

5.2 Continuous Array Read (High Frequency Mode: 1Bh Opcode)

This command can be used to read the main memory array sequentially at the highest possible operating clock frequency up to the maximum specified by f page size (528 bytes), the followed by three address bytes and two dummy bytes. The first 12 bits (PA11 - PA0) of the 22-bit address sequence specify which page of the main memory array to read and the last 10 bits (BA9 - BA0) of the 22-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (512 bytes), the opcode 1Bh must be clocked into the device followed by three address bytes (A20 - A0) and two dummy bytes. Following the dummy bytes, additional clock pulses on the SCK pin will result in data being output on the SO (Serial Output) pin.

CS pin must remain low during the loading of the opcode, the address bytes, the dummy bytes, and the reading of

CS pin must first be asserted, and then an opcode of 1Bh must be clocked into the device

. To perform a Continuous Array Read using the standard DataFlash

CAR1

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f

specification. The Continuous Array

CAR1

Read bypasses both data buffers and leaves the contents of the buffers unchanged.

5.3 Continuous Array Read (High Frequency Mode: 0Bh Opcode)

This command can be used to read the main memory array sequentially at higher clock frequencies up to the maximum specified by f must first be asserted, and then an opcode of 0Bh must be clocked into the device followed by three address bytes and one dummy byte. The first 12 bits (PA11 - PA0) of the 22-bit address sequence specify which page of the main memory array to read and the last 10 bits (BA9 - BA0) of the 22-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (512 bytes), the opcode 0Bh must be clocked into the device followed by three address bytes (A20 - A0) and one dummy byte. Following the dummy byte, additional clock pulses on the SCK pin will result in data being output on the SO pin.

CS pin must remain low during the loading of the opcode, the address bytes, the dummy byte, and the reading of

A low-to-high transition on the SCK frequency allowable for the Continuous Array Read is defined by the f Read bypasses both data buffers and leaves the contents of the buffers unchanged.

. To perform a Continuous Array Read using the standard DataFlash page size (528 bytes), the CS pin

CAR1

CS pin will terminate the read operation and tri-state the output pin (SO). The maximum

specification. The Continuous Array

CAR1

5.4 Continuous Array Read (Low Frequency Mode: 03h Opcode)

This command can be used to read the main memory array sequentially at lower clock frequencies up to maximum specified by f

. Unlike the previously described read commands, this Continuous Array Read command for the lower

CAR2

clock frequencies does not require the clocking in of dummy bytes after the address byte sequence. To perform a Continuous Array Read using the standard DataFlash page size (528 bytes), the

CS pin must first be asserted, and then an opcode of 03h must be clocked into the device followed by three address bytes. The first 12 bits (PA11 - PA0) of the 22-bit address sequence specify which page of the main memory array to read and the last 10 bits (BA9 - BA0) of the 22bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (512 bytes), the opcode 03h must be clocked into the device followed by three address bytes (A20 A0). Following the address bytes, additional clock pulses on the SCK pin will result in data being output on the SO pin.

CS pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end

The of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the SCK frequency allowable for the Continuous Array Read is defined by the f

CS pin will terminate the read operation and tri-state the output pin (SO). The maximum

specification. The Continuous Array

CAR2

Read bypasses both data buffers and leaves the contents of the buffers unchanged.

5.5 Continuous Array Read (Low Power Mode: 01h Opcode)

This command is ideal for applications that want to minimize power consumption and do not need to read the memory array at high frequencies. Like the 03h opcode, this Continuous Array Read command allows reading the main memory array sequentially without the need for dummy bytes to be clocked in after the address byte sequence. The memory can be read at clock frequencies up to maximum specified by f DataFlash page size (528 bytes), the

CS pin must first be asserted, and then an opcode of 01h must be clocked into the

device followed by three address bytes. The first 12 bits (PA11 - PA0) of the 22-bit address sequence specify which page

. To perform a Continuous Array Read using the standard

CAR3

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

of the main memory array to read and the last 10 bits (BA9 - BA0) of the 22-bit address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the binary page size (512 bytes), the opcode 01h must be clocked into the device followed by three address bytes (A20 - A0). Following the address bytes, additional clock pulses on the SCK pin will result in data being output on the SO pin.

The

CS pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the

CS pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f Read bypasses both data buffers and leaves the contents of the buffers unchanged.

5.6 Main Memory Page Read

A Main Memory Page Read allows the reading of data directly from a single page in the main memory, bypassing both of the data buffers and leaving the contents of the buffers unchanged. To start a page read using the standard DataFlash page size (528 bytes), an opcode of D2h must be clocked into the device followed by three address bytes (which comprise the 22-bit page and byte address sequence) and four dummy bytes. The first 12 bits (PA11 - PA0) of the 22-bit address sequence specify the page in main memory to be read and the last 10 bits (BA9 - BA0) of the 22-bit address sequence specify the starting byte address within that page. To start a page read using the binary page size (512 bytes), the opcode D2h must be clocked into the device followed by three address bytes and four dummy bytes. The first 12 bits (A20 - A9) of the 21-bit address sequence specify which page of the main memory array to read, and the last nine bits (A8 - A0) of the 21-bit address sequence specify the starting byte address within that page. The dummy bytes that follow the address bytes are sent to initialize the read operation. Following the dummy bytes, the additional pulses on SCK result in data being output on the SO (serial output) pin.

CS pin must remain low during the loading of the opcode, the address bytes, the dummy bytes, and the reading of

The data. Unlike the Continuous Array Read command, when the end of a page in main memory is reached, the device will continue reading back at the beginning of the same page rather than the beginning of the next page.

A low-to-high transition on the SCK frequency allowable for the Main Memory Page Read is defined by the f Read bypasses both data buffers and leaves the contents of the buffers unchanged.

CS pin will terminate the read operation and tri-state the output pin (SO). The maximum

specification. The Continuous Array

CAR3

specification. The Main Memory Page

SCK

5.7 Buffer Read

The SRAM data buffers can be accessed independently from the main memory array, and utilizing the Buffer Read command allows data to be sequentially read directly from either one of the buffers. Four opcodes, D4h or D1h for Buffer 1 and D6h or D3h for Buffer 2, can be used for the Buffer Read command. The use of each opcode depends on the maximum SCK frequency that will be used to read data from the buffers. The D4h and D6h opcode can be used at any SCK frequency up to the maximum specified by f read operations up to the maximum specified by f

To perform a Buffer Read using the standard DataFlash buffer size (528 bytes), the opcode must be clocked into the device followed by three address bytes comprised of 14 dummy bits and 10 buffer address bits (BFA9 - BFA0). To perform a Buffer Read using the binary buffer size (512 bytes), the opcode must be clocked into the device followed by three address bytes comprised of 15 dummy bits and nine buffer address bits (BFA8 - BFA0). Following the address bytes, one dummy byte must be clocked into the device to initialize the read operation if using opcodes D4h or D6h. The CS pin must remain low during the loading of the opcode, the address bytes, the dummy byte (if using opcodes D4h or D6h), and the reading of data. When the end of a buffer is reached, the device will continue reading back at the beginning of the buffer. A low-to-high transition on the

while the D1h and D3h opcode can be used for lower frequency

CAR1

CAR2

CS pin will terminate the read operation and tri-state the output pin (SO).

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

6. Program and Erase Commands

6.1 Buffer Write

Utilizing the Buffer Write command allows data clocked in from the SI pin to be written directly into either one of the SRAM data buffers.

To load data into a buffer using the standard DataFlash buffer size (528 bytes), an opcode of 84h for Buffer 1 or 87h for Buffer 2 must be clocked into the device followed by three address bytes comprised of 14 dummy bits and 10 buffer address bits (BFA9 - BFA0). The 10 buffer address bits specify the first byte in the buffer to be written.

To load data into a buffer using the binary buffer size (512 bytes), an opcode of 84h for Buffer 1 or 87h for Buffer 2, must be clocked into the device followed by 15 dummy bits and nine buffer address bits (BFA8 - BFA0). The nine buffer address bits specify the first byte in the buffer to be written.

After the last address byte has been clocked into the device, data can then be clocked in on subsequent clock cycles. If the end of the data buffer is reached, the device will wrap around back to the beginning of the buffer. Data will continue to be loaded into the buffer until a low-to-high transition is detected on the

6.2 Buffer to Main Memory Page Program with Built-In Erase

The Buffer to Main Memory Page Program with Built-In Erase command allows data that is stored in one of the SRAM buffers to be written into an erased or programmed page in the main memory array. It is not necessary to pre-erase the page in main memory to be written because this command will automatically erase the selected page prior to the program cycle.

To perform a Buffer to Main Memory Page Program with Built-In Erase using the standard DataFlash page size (528 bytes), an opcode of 83h for Buffer 1 or 86h for Buffer 2 must be clocked into the device followed by three address bytes comprised of two dummy bits, 12 page address bits (PA11 - PA0) that specify the page in the main memory to be written, and 10 dummy bits.

To perform a Buffer to Main Memory Page Program with Built-In Erase using the binary page size (512 bytes), an opcode of 83h for Buffer 1 or 86h for Buffer 2 must be clocked into the device followed by three address bytes comprised of three dummy bits, 12 page address bits (A20 - A9) that specify the page in the main memory to be written, and nine dummy bits.

When a low-to-high transition occurs on the erased state is a Logic 1) and then program the data stored in the appropriate buffer into that same page in main memory. Both the erasing and the programming of the page are internally self-timed and should take place in a maximum time of t

The device also incorporates an intelligent erase and program algorithm that can detect when a byte location fails to erase or program properly. If an erase or programming error arises, it will be indicated by the EPE bit in the Status Register.

. During this time, the RDY/BUSY bit in the Status Register will indicate that the device is busy.

CS pin, the device will first erase the selected page in main memory (the

CS pin.

6.3 Buffer to Main Memory Page Program without Built-In Erase

The Buffer to Main Memory Page Program without Built-In Erase command allows data that is stored in one of the SRAM buffers to be written into a pre-erased page in the main memory array. It is necessary that the page in main memory to be written be previously erased in order to avoid programming errors.

To perform a Buffer to Main Memory Page Program without Built-In Erase using the standard DataFlash page size (528 bytes), an opcode of 88h for Buffer 1 or 89h for Buffer 2 must be clocked into the device followed by three address bytes comprised of two dummy bits, 12 page address bits (PA11 - PA0) that specify the page in the main memory to be written, and 10 dummy bits.

To perform a Buffer to Main Memory Page Program using the binary page size (512 bytes), an opcode of 88h for Buffer 1 or 89h for Buffer 2 must be clocked into the device followed by three address bytes comprised of three dummy bits, 12 page address bits (A20 - A9) that specify the page in the main memory to be written, and nine dummy bits.

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

When a low-to-high transition occurs on the CS pin, the device will program the data stored in the appropriate buffer into the specified page in the main memory. The page in main memory that is being programmed must have been previously erased using one of the erase commands (Page Erase, Block Erase, Sector Erase, or Chip Erase). The programming of the page is internally self-timed and should take place in a maximum time of t

. During this time, the RDY/BUSY bit in the

Status Register will indicate that the device is busy.

The device also incorporates an intelligent programming algorithm that can detect when a byte location fails to program properly. If a programming error arises, it will be indicated by the EPE bit in the Status Register.

6.4 Main Memory Page Program through Buffer with Built-In Erase

The Main Memory Page Program through Buffer with Built-In Erase command combines the Buffer Write and Buffer to Main Memory Page Program with Built-In Erase operations into a single operation to help simplify application firmware development. With the Main Memory Page Program through Buffer with Built-In Erase command, data is first clocked into either Buffer 1 or Buffer 2, the addressed page in memory is then automatically erased, and then the contents of the appropriate buffer are programmed into the just-erased main memory page.

To perform a Main Memory Page Program through Buffer using the standard DataFlash page size (528 bytes), an opcode of 82h for Buffer 1 or 85h for Buffer 2 must first be clocked into the device followed by three address bytes comprised of two dummy bits, 12 page address bits (PA11 - PA0) that specify the page in the main memory to be written, and 10 buffer address bits (BFA9 - BFA0) that select the first byte in the buffer to be written.

To perform a Main Memory Page Program through Buffer using the binary page size (512 bytes), an opcode of 82h for Buffer 1 or 85h for Buffer 2 must first be clocked into the device followed by three address bytes comprised of three dummy bits, 12 page address bits (A20 - A9) that specify the page in the main memory to be written, and nine buffer address bits (BFA8 - BFA0) that select the first byte in the buffer to be written.

After all address bytes have been clocked in, the device will take data from the input pin (SI) and store it in the specified data buffer. If the end of the buffer is reached, the device will wrap around back to the beginning of the buffer. When there is a low-to-high transition on the CS pin, the device will first erase the selected page in main memory (the erased state is a Logic 1) and then program the data stored in the buffer into that main memory page. Both the erasing and the programming of the page are internally self-timed and should take place in a maximum time of t

BUSY bit in the Status Register will indicate that the device is busy.

RDY/

The device also incorporates an intelligent erase and programming algorithm that can detect when a byte location fails to erase or program properly. If an erase or program error arises, it will be indicated by the EPE bit in the Status Register.

. During this time, the

6.5 Main Memory Byte/Page Program through Buffer 1 without Built-In Erase

The Main Memory Byte/Page Program through Buffer 1 without Built-In Erase command combines both the Buffer Write and Buffer to Main Memory Program without Built-In Erase operations to allow any number of bytes (1 to 512/528 bytes) to be programmed directly into previously erased locations in the main memory array. With the Main Memory Byte/Page Program through Buffer 1 without Built-In Erase command, data is first clocked into Buffer 1, and then only the bytes clocked into the buffer are programmed into the pre-erased byte locations in main memory. Multiple bytes up to the page size can be entered with one command sequence.

To perform a Main Memory Byte/Page Program through Buffer 1 using the standard DataFlash page size (528 bytes), an opcode of 02h must first be clocked into the device followed by three address bytes comprised of two dummy bits, 12 page address bits (PA11 - PA0) that specify the page in the main memory to be written, and 10 buffer address bits (BFA9 - BFA0) that select the first byte in the buffer to be written. After all address bytes are clocked in, the device will take data from the input pin (SI) and store it in Buffer 1. Any number of bytes (1 to 528) can be entered. If the end of the buffer is reached, then the device will wrap around back to the beginning of the buffer.

To perform a Main Memory Byte/Page Program through Buffer 1 using the binary page size (512 bytes), an opcode of 02h for Buffer 1 using must first be clocked into the device followed by three address bytes comprised of three dummy bits, 12 page address bits (A20 - A9) that specify the page in the main memory to be written, and nine buffer address bits (BFA8 - BFA0) that selects the first byte in the buffer to be written. After all address bytes are clocked in, the device will take data from the input pin (SI) and store it in Buffer 1. Any number of bytes (1 to 512) can be entered. If the end of the

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

buffer is reached, then the device will wrap around back to the beginning of the buffer. When using the binary page size, the page and buffer address bits correspond to a 21-bit logical address (A20-A0) in the main memory.

After all data bytes have been clocked into the device, a low-to-high transition on the operation in which the device will program the data stored in Buffer 1 into the main memory array. Only the data bytes that were clocked into the device will be programmed into the main memory.

Example: If only two data bytes were clocked into the device, then only two bytes will be programmed into main

memory and the remaining bytes in the memory page will remain in their previous state.

CS pin must be deasserted on a byte boundary (multiples of eight bits); otherwise, the operation will be aborted and

The no data will be programmed. The programming of the data bytes is internally self-timed and should take place in a maximum time of t programmed). During this time, the RDY/

6.6 Page Erase

The Page Erase command can be used to individually erase any page in the main memory array allowing the Buffer to Main Memory Page Program without Built-In Erase command or the Main Memory Byte/Page Program through Buffer 1 command to be utilized at a later time.

To perform a Page Erase with the standard DataFlash page size (528 bytes), an opcode of 81h must be clocked into the device followed by three address bytes comprised of two dummy bits, 12 page address bits (PA11 - PA0) that specify the page in the main memory to be erased, and 10 dummy bits.

To perform a Page Erase with the binary page size (512 bytes), an opcode of 81h must be clocked into the device followed by three address bytes comprised of three dummy bits, 12 page address bits (A20 - A9) that specify the page in the main memory to be erased, and nine dummy bits.

When a low-to-high transition occurs on the

1). The erase operation is internally self-timed and should take place in a maximum time of t

BUSY bit in the Status Register will indicate that the device is busy.

RDY/

The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase properly. If an erase error arises, it will be indicated by the EPE bit in the Status Register.

CS pin will start the program

(the program time will be a multiple of the tBP time depending on the number of bytes being

BUSY bit in the Status Register will indicate that the device is busy.

CS pin, the device will erase the selected page (the erased state is a Logic

. During this time, the

6.7 Block Erase

The Block Erase command can be used to erase a block of eight pages at one time. This command is useful when needing to pre-erase larger amounts of memory and is more efficient than issuing eight separate Page Erase commands.

To perform a Block Erase with the standard DataFlash page size (528 bytes), an opcode of 50h must be clocked into the device followed by three address bytes comprised of two dummy bits, nine page address bits (PA11 - PA3), and 13 dummy bits. The nine page address bits are used to specify which block of eight pages is to be erased.

To perform a Block Erase with the binary page size (512 bytes), an opcode of 50h must be clocked into the device followed by three address bytes comprised of three dummy bits, nine page address bits (A20 - A12), and 12 dummy bits. The nine page address bits are used to specify which block of eight pages is to be erased.

When a low-to-high transition occurs on the operation is internally self-timed and should take place in a maximum time of t the Status Register will indicate that the device is busy.

CS pin, the device will erase the selected block of eight pages. The erase

. During this time, the RDY/BUSY bit in

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

Table 6-1. Block Erase Addressing

PA11/

A20

PA10/

A19

0 0 0 0 0 0 0 0 0 X X X 0

0 0 0 0 0 0 0 0 1 X X X 1

0 0 0 0 0 0 0 1 0 X X X 2

0 0 0 0 0 0 0 1 1 X X X 3

•

1 1 1 1 1 1 1 0 0 X X X 508

1 1 1 1 1 1 1 0 1 X X X 509

1 1 1 1 1 1 1 1 0 X X X 510

1 1 1 1 1 1 1 1 1 X X X 511

•

6.8 Sector Erase

The Sector Erase command can be used to individually erase any sector in the main memory.

The main memory array is comprised of 17 sectors, and only one sector can be erased at a time. To perform an erase of Sector 0a or Sector 0b with the standard DataFlash page size (528 bytes), an opcode of 7Ch must be clocked into the device followed by three address bytes comprised of two dummy bits, nine page address bits (PA11 - PA3), and 13 dummy bits. To perform a Sector 1-15 erase, an opcode of 7Ch must be clocked into the device followed by three address bytes comprised of two dummy bits, four page address bits (PA11 - PA8), and 18 dummy bits.

To perform a Sector 0a or Sector 0b erase with the binary page size (512 bytes), an opcode of 7Ch must be clocked into the device followed by three address bytes comprised of three dummy bits, nine page address bits (A20 - A12), and 12 dummy bits. To perform a Sector 1-15 erase, an opcode of 7Ch must be clocked into the device followed by three dummy bits, four page address bits (A20 - A17), and 17 dummy bits.

The page address bits are used to specify any valid address location within the sector to be erased. When a low-to high transition occurs on the self-timed and should take place in a maximum time of t indicate that the device is busy.

The device also incorporates an intelligent algorithm that can detect when a byte location fails to erase properly. If an erase error arises, it will be indicated by the EPE bit in the Status Register.

PA9/

A18

•

PA8/

A17

PA7/

A16

•

PA6/

A15

•

PA5/

A14

•

PA4/

A13

•

PA3/

A12

•

PA2/

A11

•

PA1/

A10

•

PA0/

•

CS pin, the device will erase the selected sector. The erase operation is internally

. During this time, the RDY/BUSY bit in the Status Register will

Block

•

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

Table 6-2. Sector Erase Addressing

PA11/

A20

PA10/

A19

0 0 0 0 0 0 0 0 0 X X X 0a

0 0 0 0 0 0 0 0 1 X X X 0b

0 0 0 1 X X X X X X X X 1

0 0 1 0 X X X X X X X X 2

•

1 1 0 0 X X X X X X X X 12

1 1 0 1 X X X X X X X X 13

1 1 1 0 X X X X X X X X 14

1 1 1 1 X X X X X X X X 15

•

6.9 Chip Erase

The Chip Erase command allows the entire main memory array to be erased can be erased at one time.

To execute the Chip Erase command, a 4-byte command sequence of C7h, 94h, 80h, and 9Ah must be clocked into the device. Since the entire memory array is to be erased, no address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. After the last bit of the opcode sequence has been clocked in, the must be deasserted to start the erase process. The erase operation is internally self-timed and should take place in a time of t

The Chip Erase command will not affect sectors that are protected or locked down; the contents of those sectors will remain unchanged. Only those sectors that are not protected or locked down will be erased.

The completes.

. During this time, the RDY/BUSY bit in the Status Register will indicate that the device is busy.

WP pin can be asserted while the device is erasing, but protection will not be activated until the internal erase cycle

PA9/

A18

•

PA8/

A17

•

PA7/

A16

•

PA6/

A15

•

PA5/

A14

•

PA4/

A13

•

PA3/

A12

•

PA2/

A11

•

PA1/

A10

•

PA0/

•

Sector

•

CS pin

Table 6-3. Chip Erase Command

Command Byte 1 Byte 2 Byte 3 Byte 4

Chip Erase C7h 94h 80h 9Ah

Figure 6-1. Chip Erase

C7h 94h 80h 9Ah

Each transition represents eight bits

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

6.10 Program/Erase Suspend

In some code and data storage applications, it may not be possible for the system to wait the milliseconds required for the Flash memory to complete a program or erase cycle. The Program/Erase Suspend command allows a program or erase operation in progress to a particular 128KB sector of the main memory array to be suspended so that other device operations can be performed.

Example: By suspending an erase operation to a particular sector, the system can perform functions such as a

program or read operation within a different 128KB sector. Other device operations, such as Read Status Register, can also be performed while a program or erase operation is suspended.

To perform a Program/Erase Suspend, an opcode of B0h must be clocked into the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. When the program or erase operation currently in progress will be suspended within a time of t bits (PS1 or PS2) or the Erase Suspend bit (ES) in the Status Register will then be set to the Logic 1 state. In addition, the RDY/

Read operations are not allowed to a 128KB sector that has had its program or erase operation suspended. If a read is attempted to a suspended sector, then the device will output undefined data. Therefore, when performing a Continuous Array Read operation and the device's internal address counter increments and crosses the sector boundary to a suspended sector, the device will then start outputting undefined data continuously until the address counter increments and crosses a sector boundary to an unsuspended sector.

A program operation is not allowed to a sector that has been erase suspended. If a program operation is attempted to an erase suspended sector, then the program operation will abort.

During an Erase Suspend, a program operation to a different 128KB sector can be started and subsequently suspended. This results in a simultaneous Erase Suspend/Program Suspend condition and will be indicated by the states of both the ES and PS1 or PS2 bits in the Status Register being set to a Logic 1.

If a Reset command is performed, or if the operation will be aborted and the contents of the sector will be left in an undefined state. However, if a reset is performed while a page is program or erase suspended, the suspend operation will abort but only the contents of the page that was being programmed or erased will be undefined; the remaining pages in the 128KB sector will retain their previous contents.

BUSY bit in the Status Register will indicate that the device is ready for another operation.

CS pin is deasserted, the

. One of the Program Suspend

SUSP

RESET pin is asserted while a sector is erase suspended, then the suspend

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

Table 6-4. Operations Allowed and Not Allowed During Suspend

Command

Operation During

Program Suspend in

Buffer 1 (PS1)

Operation During

Program Suspend in

Buffer 2 (PS2)

Operation During

Erase Suspend (ES)

Read Commands

Read Array (All Opcodes) Allowed Allowed Allowed

Read Buffer 1 (All Opcodes) Allowed Allowed Allowed

Read Buffer 2 (All Opcodes) Allowed Allowed Allowed

Program and Erase Commands

Buffer 1 Write Not Allowed Allowed Allowed

Buffer 2 Write Allowed Not Allowed Allowed

Buffer 1 to Memory Program w/ Erase Not Allowed Not Allowed Not Allowed

Buffer 2 to Memory Program w/ Erase Not Allowed Not Allowed Not Allowed

Buffer 1 to Memory Program w/o Erase Not Allowed Not Allowed Allowed

Buffer 2 to Memory Program w/o Erase Not Allowed Not Allowed Allowed

Memory Program through Buffer 1 w/ Erase Not Allowed Not Allowed Not Allowed

Memory Program through Buffer 2 w/ Erase Not Allowed Not Allowed Not Allowed

Memory Program through Buffer 1 w/o Erase Not Allowed Not Allowed Allowed

Auto Page Rewrite Not Allowed Not Allowed Not Allowed

Page Erase Not Allowed Not Allowed Not Allowed

Block Erase Not Allowed Not Allowed Not Allowed

Sector Erase Not Allowed Not Allowed Not Allowed

Chip Erase Not Allowed Not Allowed Not Allowed

Protection and Security Commands

Enable Sector Protection Not Allowed Not Allowed Not Allowed

Disable Sector Protection Not Allowed Not Allowed Not Allowed

Erase Sector Protection Register Not Allowed Not Allowed Not Allowed

Program Sector Protection Register Not Allowed Not Allowed Not Allowed

Read Sector Protection Register Allowed Allowed Allowed

Sector Lockdown Not Allowed Not Allowed Not Allowed

Read Sector Lockdown Allowed Allowed Allowed

Freeze Sector Lockdown State Not Allowed Not Allowed Not Allowed

Program Security Register Not Allowed Not Allowed Not Allowed

Read Security Register Allowed Allowed Allowed

Additional Commands

Main Memory to Buffer 1 Transfer Not Allowed Allowed Allowed

Main Memory to Buffer 2 Transfer Allowed Not Allowed Allowed

Main Memory to Buffer 1 Compare Allowed Allowed Allowed

Main Memory to Buffer 2 Compare Allowed Allowed Allowed

Enter Deep Power-Down Not Allowed Not Allowed Not Allowed

Resume from Deep Power-Down Not Allowed Not Allowed Not Allowed

Enter Ultra-Deep Power-Down mode Not Allowed Not Allowed Not Allowed

Read Configuration Register Allowed Allowed Allowed

Read Status Register Allowed Allowed Allowed

Read Manufacturer and Device ID Allowed Allowed Allowed

Reset (via Hardware or Software) Allowed Allowed Allowed

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

6.11 Program/Erase Resume

The Program/Erase Resume command allows a suspended program or erase operation to be resumed and continue where it left off.

To perform a Program/Erase Resume, an opcode of D0h must be clocked into the device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored. When the program or erase operation currently suspended will be resumed within a time of t the Status Register will then be reset back to a Logic 0 state to indicate that the program or erase operation is no longer suspended. In addition, the RDY/ program or erase operation.

During a simultaneous Erase Suspend/Program Suspend condition, issuing the Program/Erase Resume command will result in the program operation resuming first. After the program operation has been completed, the Program/Erase Resume command must be issued again in order for the erase operation to be resumed.

While the device is busy resuming a program or erase operation, any attempts at issuing the Program/Erase Suspend command will be ignored. Therefore, if a resumed program or erase operation needs to be subsequently suspended again, the system must either wait the entire t check the status of the RDY/ previously suspended program or erase operation has resumed.

BUSY bit or the appropriate PS1, PS2, or ES bit in the Status Register to determine if the

CS pin is deasserted, the

. The PS1 bit, PS2 bit, or ES bit in

RES

BUSY bit in the Status Register will indicate that the device is busy performing a

time before issuing the Program/Erase Suspend command, or it must

RES

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

7. Sector Protection

Two protection methods, hardware and software controlled, are provided for protection against inadvertent or erroneous program and erase cycles. The software controlled method relies on the use of software commands to enable and disable sector protection while the hardware controlled method employs the use of the Write Protect ( selection of which sectors that are to be protected or unprotected against program and erase operations is specified in the Nonvolatile Sector Protection Register. The status of whether or not sector protection has been enabled or disabled by either the software or the hardware controlled methods can be determined by checking the Status Register.

7.1 Software Sector Protection

Software controlled protection is useful in applications in which the WP pin is not or cannot be controlled by a host processor. In such instances, the can be controlled using the Enable Sector Protection and Disable Sector Protection commands.

If the device is power cycled, then the software controlled protection will be disabled. Once the device is powered up, the Enable Sector Protection command should be reissued if sector protection is desired and if the

7.1.1 Enable Sector Protection

Sectors specified for protection in the Sector Protection Register can be protected from program and erase operations by issuing the Enable Sector Protection command. To enable the sector protection, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and A9h must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the CS pin must be deasserted to enable the Sector Protection.

Table 7-1. Enable Sector Protection Command

WP pin may be left floating (the WP pin is internally pulled high) and sector protection

WP) pin. The

WP pin is not used.

Command Byte 1 Byte 2 Byte 3 Byte 4

Enable Sector Protection 3Dh 2Ah 7Fh A9h

Figure 7-1. Enable Sector Protection

Each transition represents eight bits

3Dh 2Ah 7Fh A9h

7.1.2 Disable Sector Protection

To disable the sector protection, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and 9Ah must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the sector protection.

Table 7-2. Disable Sector Protection Command

Command Byte 1 Byte 2 Byte 3 Byte 4

CS pin must be deasserted to disable the

Disable Sector Protection 3Dh 2Ah 7Fh 9Ah

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

Figure 7-2. Disable Sector Protection

Each transition represents eight bits

3Dh 2Ah 7Fh A9h

7.2 Hardware Controlled Protection

Sectors specified for protection in the Sector Protection Register and the Sector Protection Register itself can be protected from program and erase operations by asserting the Sector Protection Register and any sector specified for protection cannot be erased or programmed as long as the pin is asserted. In order to modify the Sector Protection Register, the WP pin must be deasserted. If the WP pin is permanently connected to GND, then the contents of the Sector Protection Register cannot be changed. If the deasserted or permanently connected to V

The

WP pin will override the software controlled protection method but only for protecting the sectors.

Example: If the sectors were not previously protected by the Enable Sector Protection command, then simply

asserting the WP pin is deasserted, however, the sector protection would no longer be enabled (after the maximum specified t asserted. If the Enable Sector Protection command was issued before or while the then simply deasserting the Protection command would need to be issued while the protection. The Disable Sector Protection command is also ignored whenever the

WP pin would enable the sector protection within the maximum specified t

time) as long as the Enable Sector Protection command was not issued while the WP pin was

WPD

WP pin would not disable the sector protection. In this case, the Disable Sector

WP pin and keeping the pin in its asserted state. The

, then the contents of the Sector Protection Register can be modified.

time. When the

WPE

WP pin was asserted,

WP pin is deasserted to disable the sector

WP pin is asserted.

WP pin is

A noise filter is incorporated to help protect against spurious noise that may inadvertently assert or deassert the

Figures 7-3 and Table 7-3 detail the sector protection status for various scenarios of the

WP pin, the Enable Sector

Protection command, and the Disable Sector Protection command.

Figure 7-3. WP Pin and Protection Status

Table 7-3.

Time

Period

1 High

2 Low X X Enabled Read

WP Pin and Protection Status

WP Pin Enable Sector Protection Command

Command Not Issued Previously X Disabled Read/Write

— Issue Command Disabled Read/Write

Issue Command — Enabled Read/Write

Command Issued During Period 1 or 2 Not Issued Yet Enabled Read/Write

Disable Sector

Protection Command

Sector

Protection

Status

Sector

Protection

WP pin.

3 High

— Issue Command Disabled Read/Write

Issue Command — Enabled Read/Write

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

7.3 Sector Protection Register

The nonvolatile Sector Protection Register specifies which sectors are to be protected or unprotected with either the software or hardware controlled protection methods. The Sector Protection Register contains 16 bytes of data, of which byte locations 0 through 15 contain values that specify whether Sectors 0 through 15 will be protected or unprotected. The Sector Protection Register is user modifiable and must be erased before it can be reprogrammed. Table 7-4 illustrates the format of the Sector Protection Register.

Table 7-4. Sector Protection Register

Sector Number 0 (0a, 0b) 1 to 15

Protected

Unprotected 00h

Note: 1. The default values for bytes 0 through 15 are 00h when shipped from Adesto.

Table 7-5. Sector 0 (0a, 0b) Sector Protection Register Byte Value

Sectors 0a and 0b Unprotected 00 00 XX XX 0xh

Protect Sector 0a 11 00 XX XX Cxh

Protect Sector 0b 00 11 XX XX 3xh

Protect Sectors 0a and 0b 11 11 XX XX Fxh

Note: 1. x = Don’t care

7.3.1 Erase Sector Protection Register

In order to modify and change the values of the Sector Protection Register, it must first be erased using the Erase Sector Protection Register command.

To erase the Sector Protection Register, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and CFh must be clocked into the device. After the last bit of the opcode sequence has been clocked in, the internally self-timed erase cycle. The erasing of the Sector Protection Register should take place in a maximum time of

. During this time, the RDY/BUSY bit in the Status Register will indicate that the device is busy. If the device is

powered-down before the completion of the erase cycle, then the contents of the Sector Protection Register cannot be guaranteed.

The Sector Protection Register can be erased with sector protection enabled or disabled. Since the erased state (FFh) of each byte in the Sector Protection Register is used to indicate that a sector is specified for protection, leaving the sector protection enabled during the erasing of the register allows the protection scheme to be more effective in the prevention of accidental programming or erasing of the device. If for some reason an erroneous program or erase command is sent to the device immediately after erasing the Sector Protection Register and before the register can be reprogrammed, then the erroneous program or erase command will not be processed because all sectors would be protected.

See Table 7-5

Bit 7:6 Bit 5:4 Bit 3:2 Bit 1:0

Sector 0a

(Page 0-7)

Sector 0b

(Page 8-255)

N/A N/A

CS pin must be deasserted to initiate the

FFh

Data

Value

Table 7-6. Erase Sector Protection Register Command

Command Byte 1 Byte 2 Byte 3 Byte 4

Erase Sector Protection Register 3Dh 2Ah 7Fh CFh

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

Figure 7-4. Erase Sector Protection Register

Each transition represents eight bits

3Dh 2Ah 7Fh CFh

7.3.2 Program Sector Protection Register

Once the Sector Protection Register has been erased, it can be reprogrammed using the Program Sector Protection Register command.

To program the Sector Protection Register, a 4-byte command sequence of 3Dh, 2Ah, 7Fh, and FCh must be clocked into the device followed by 16 bytes of data corresponding to Sectors 0 through 15. After the last bit of the opcode sequence and data have been clocked in, the cycle. The programming of the Sector Protection Register should take place in a maximum time of t the RDY/

BUSY bit in the Status Register will indicate that the device is busy. If the device is powered-down before the

completion of the erase cycle, then the contents of the Sector Protection Register cannot be guaranteed.

If the proper number of data bytes is not clocked in before the sectors corresponding to the bytes not clocked in cannot be guaranteed.

Example: If only the first two bytes are clocked in instead of the complete 16 bytes, then the protection status of the

last 14 sectors cannot be guaranteed. Furthermore, if more than 16 bytes of data is clocked into the device, then the data will wrap back around to the beginning of the register. For instance, if 17 bytes of data are clocked in, then the 17th byte will be stored at byte location 0 of the Sector Protection Register.

The data bytes clocked into the Sector Protection Register need to be valid values (0xh, 3xh, Cxh, and Fxh for Sector 0a or Sector 0b, and 00h or FFh for other sectors) in order for the protection to function correctly. If a non-valid value is clocked into a byte location of the Sector Protection Register, then the protection status of the sector corresponding to that byte location cannot be guaranteed.

CS pin must be deasserted to initiate the internally self-timed program

. During this time,

CS pin is deasserted, then the protection status of the

Example: If a value of 17h is clocked into byte location 2 of the Sector Protection Register, then the protection status

of Sector 2 cannot be guaranteed.

The Sector Protection Register can be reprogrammed while the sector protection is enabled or disabled. Being able to reprogram the Sector Protection Register with the sector protection enabled allows the user to temporarily disable the sector protection to an individual sector rather than disabling sector protection completely.

The Program Sector Protection Register command utilizes Buffer 1 for processing. Therefore, the contents of Buffer 1 will be altered from its previous state when this command is issued.

Table 7-7. Program Sector Protection Register Command

Command Byte 1 Byte 2 Byte 3 Byte 4

Program Sector Protection Register 3Dh 2Ah 7Fh FCh

Figure 7-5. Program Sector Protection Register

3Dh 2Ah 7Fh FCh

Each transition represents eight bits

Data Byte

n + 1

Data Byte

n + 15

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

7.3.3 Read Sector Protection Register

To read the Sector Protection Register, an opcode of 32h and three dummy bytes must be clocked into the device. After the last bit of the opcode and dummy bytes have been clocked in, any additional clock pulses on the SCK pin will result in the Sector Protection Register contents being output on the SO pin. The first byte (byte location 0) corresponds to Sector 0 (0a and 0b), the second byte corresponds to Sector 1, and the last byte (byte location 15) corresponds to Sector

15. Once the last byte of the Sector Protection Register has been clocked out, any additional clock pulses will result in undefined data being output on the SO pin. The Register operation and put the output into a high-impedance state.

Table 7-8. Read Sector Protection Register Command

Command Byte 1 Byte 2 Byte 3 Byte 4

Read Sector Protection Register 32h XXh XXh XXh

Note: 1. XX = Dummy byte

Figure 7-6. Read Sector Protection Register

CS pin must be deasserted to terminate the Read Sector Protection

35h XX XX XX

Each transition represents eight bits

7.3.4 About the Sector Protection Register

The Sector Protection Register is subject to a limit of 10,000 erase/program cycles. Users are encouraged to carefully evaluate the number of times the Sector Protection Register will be modified during the course of the application’s life cycle. If the application requires that the Security Protection Register be modified more than the specified limit of 10,000 cycles because the application needs to temporarily unprotect individual sectors (sector protection remains enabled while the Sector Protection Register is reprogrammed), then the application will need to limit this practice. Instead, a combination of temporarily unprotecting individual sectors along with disabling sector protection completely will need to be implemented by the application to ensure that the limit of 10,000 cycles is not exceeded.

Data

n + 1

Data

n + 15

Adesto AT45DB161E [DATASHEET]

8782D–DFLASH–11/2012

+ 50 hidden pages