– Single-cycle Reprogram (Erase and Program)
– 512 Sectors (128 Bytes/Sector)
– Internal Address and Data Latches for 128 Bytes
• Fast Sector Program Cycle Time – 20 ms Max.
• Internal Program Control and Timer
• DATA Polling for End of Program Detection
• Typical Endurance > 10,000 Cycles
• CMOS and TTL Compatible Inputs and Outputs
• Commercial and Industrial Temperature Ranges
Description
The AT29LV512 is a 3-volt-only in-system Flash programmable erasable read-only
memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel’s advanced nonvolatile CMOS technology, the device offers
access times to 120 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less
than 40 µA. The device endurance is such that any sector can typically be written to in
excess of 10,000 times.
512K (64K x 8)
3-volt Only
Flash Memory
AT29LV512
Pin Configurations
Pin NameFunction
A0 - A15Addresses
CE
OE
WE
I/O0 - I/O7Data Inputs/Outputs
NCNo Connect
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
Chip Enable
Output Enable
Write Enable
PLCC Top View
A12
A15NCNC
VCCWENC
432
1
I/O2
GND
I/O3
323130
I/O4
I/O5
29
28
27
26
25
24
23
22
21
I/O6
5
6
7
8
9
10
11
12
13
14151617181920
I/O1
A14
A13
A8
A9
A11
OE
A10
CE
I/O7
A11
A13
A14
NC
WE
VCC
NC
NC
A15
A12
TSOP Top View
Type 1
1
2
A9
3
A8
4
5
6
7
8
9
10
11
12
13
A7
14
A6
15
A5
16
A4
OE
32
A10
31
CE
30
I/O7
29
I/O6
28
I/O5
27
I/O4
26
I/O3
25
GND
24
I/O2
23
I/O1
22
I/O0
21
A0
20
A1
19
A2
18
A3
17
Rev. 0177M–05/02
1
Page 2
Block Diagram
To allow for simple in-system reprogrammability, the AT29LV512 does not require high
input voltages for programming. Three-volt-only commands determine the operation of
the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV512 is performed on a sector basis; 128 bytes of data are loaded
into the device and then simultaneously programmed.
During a reprogram cycle, the address locations and 128 bytes of data are captured at
microprocessor speed and internally latched, freeing the address and data bus for other
operations. Following the initiation of a program cycle, the device will automatically
erase the sector and then program the latched data using an internal control timer. The
end of a program cycle can be detected by DATA
gram cycle has been detected, a new access for a read or program can begin.
polling of I/O7. Once the end of a pro-
Device Operation
READ:The AT29LV512 is accessed like an EPROM. When CE and OE are low and
WE
is high, the data stored at the memory location determined by the address pins
is asserted on the outputs. The outputs are put in the high impedance state whenever
CE
or OE is high. This dual-line control gives designers flexibility in preventing bus
contention.
SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV512 has 512 individual sectors, each 128 bytes. Using the software data protection feature, byte loads are
used to enter the 128 bytes of a sector to be programmed. The AT29LV512 can only be
programmed or reprogrammed using the software data protection feature. The device is
programmed on a sector basis. If a byte of data within the sector is to be changed, data
for the entire 128-byte sector must be loaded into the device. The AT29LV512 automatically does a sector erase prior to loading the data into the sector. An erase command is
not required.
Software data protection protects the device from inadvertent programming. A series of
three program commands to specific addresses with specific data must be presented to
the device before programming may occur. After writing the three-byte command
sequence (and after t
mands must begin each program operation. All software program commands must obey
the sector program timing specifications. Power transitions will not reset the software
data protection feature; however, the software feature will guard against inadvertent
program cycles during power transitions.
), the entire device is protected. The same three program com-
WC
2
AT29LV512
0177M–05/02
Page 3
AT29LV512
Any attempt to write to the device without the 3-byte command sequence will start the
internal write timers. No data will be written to the device; however, for the duration of
t
, a read operation will effectively be a polling operation.
WC
After the software data protection’s 3-byte command code is given, a byte load is performed by applying a low pulse on the WE
and OE
high. The address is latched on the falling edge of CE or WE, whichever occurs
last. The data is latched by the first rising edge of CE
The 128 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector
are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive
bytes are entered in the same manner. Each new byte to be programmed must have its
high-to-low transition on WE
CE
) of the preceding byte. If a high-to-low transition is not detected within 150 µs of the
(or CE) within 150 µs of the low-to-high transition of WE (or
last low-to-high transition, the load period will end and the internal programming period
will start. A7 to A15 specify the sector address. The sector address must be valid during
each high-to-low transition of WE
(or CE). A0 to A6 specify the byte address within the
sector. The bytes may be loaded in any order; sequential loading is not required. Once a
programming operation has been initiated, and for the duration of t
will effectively be a polling operation.
HARDWARE DATA PROTECTION: Hardware features protect against inadvertent
programs to the AT29LV512 in the following ways: (a) V
(typical), the program function is inhibited; (b) V
reached the V
sense level, the device will automatically time out 10 ms (typical)
CC
before programming; (c) Program inhibit – holding any one of OE
high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on
the WE
or CE inputs will not initiate a program cycle.
or CE input with CE or WE low (respectively)
or WE.
, a read operation
WC
sense – if VCCis below 1.8V
CC
power on delay – once VCChas
CC
low, CE high or WE
INPUT LEVELS: Whileoperatingwitha3.3V±10% power supply, the address inputs
and control inputs (OE
,CEand WE) may be driven from 0 to 5.5V without adversely
affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.
PRODUCT IDENTIFICATION:The product identification mode identifies the device
and manufacturer as Atmel. It may be accessed by hardware or software operation. The
hardware operation mode can be used by an external programmer to identify the correct
programming algorithm for the Atmel product. In addition, users may wish to use the
software product identification mode to identify the part (i.e., using the device code), and
have the system software use the appropriate sector size for program operations. In this
manner, the user can have a common board design for 256K to 4-megabit densities
and, with each density’s sector size in a memory map, have the system software apply
the appropriate sector size.
For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.
DATA
POLLING: The AT29LV512 features DATA polling to indicate the end of a pro-
gram cycle. During a program cycle an attempted read of the last byte loaded will result
in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA
polling may
begin at any time during the program cycle.
0177M–05/02
3
Page 4
TOGGLE BIT: In addition to DATA polling the AT29LV512 provides another method
for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling
between one and zero. Once the program cycle has completed, I/O6 will stop toggling
and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.
OPTIONAL CHIP ERASE MODE:The entire device can be erased by using a 6-byte
software code. Please see Software Chip Erase application note for details.
Absolute Maximum Ratings*
Temperature Under Bias................................ -55°Cto+125°C
Storage Temperature ..................................... -65°Cto+150°C
All Input Voltages (including NC Pins)
with Respect to Ground ...................................-0.6V to +6.25V
All Output Voltages
with Respect to Ground .............................-0.6V to V
Voltage on A9 (including NC Pins)
with Respect to Ground ...................................-0.6V to +13.5V
CC
+0.6V
*NOTICE:Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reliability
4
AT29LV512
0177M–05/02
Page 5
DC and AC Operating Range
AT29LV512
AT29LV512-12AT29LV512-15AT29LV512-20AT29LV512-25
Operating
Temperature (Case)
V
Power Supply
CC
(1)
Com.0°C-70°C0°C-70°C
Ind.-40°C-85°C-40°C-85°C
3.3V ± 0.3V3.3V ± 0.3V3.3V ± 0.3V3.3V ± 0.3V
0°C-70°C0°C-70°C
-40°C-85°C-40°C-85°C
Notes: 1. After power is applied and VCCis at the minimum specified data sheet value, the system should wait 20 ms before an
operational mode is started.
2.
Not recommended for New Designs.
Operating Modes
ModeCEOEWEAiI/O
ReadV
Program
(2)
Standby/Write InhibitV
IL
V
IL
IH
Program InhibitXXV
Program InhibitXV
Output DisableXV
Product Identification
HardwareV
Software
Notes: 1. X can be V
(5)
or VIH.
IL
IL
2. Refer to AC Programming Waveforms.
3. V
= 12.0V ± 0.5V.
H
4. Manufacturer Code is 1F. The Device Code is 3D.
5. See details under Software Product Identification Entry/Exit.
V
IL
V
IH
(1)
X
IL
IH
V
IL
V
IH
V
IL
AiD
AiD
OUT
IN
XXHighZ
IH
X
XHighZ
V
IH
A1 - A15 = VIL,A9=V
A1 - A15 = VIL,A9=V
A0 = V
A0 = V
(3)
,A0=VILManufacturer Code
H
(3)
,A0=VIHDevice Code
H
IL
IH
Manufacturer Code
Device Code
(4)
(4)
(4)
(4)
DC Characteristics
SymbolParameterConditionMinMaxUnits
I
LI
I
LO
I
SB1
I
SB2
I
CC
V
IL
V
IH
V
OL
V
OH
0177M–05/02
Input Load CurrentVIN=0VtoV
Output Leakage CurrentV
=0VtoV
I/O
VCCStandby Current CMOSCE =VCC-0.3VtoV
CC
CC
CC
Com.40µA
Ind.50µA
VCCStandby Current TTLCE =2.0VtoV
VCCActive Currentf = 5 MHz; I
CC
=0mA;VCC=3.6V15mA
OUT
Input Low Voltage0.6V
Input High Voltage2.0V
Output Low VoltageIOL=1.6mA;VCC=3.0V0.45V
Output High VoltageIOH=-100µA;VCC=3.0V2.4V
1µA
1µA
1mA
5
Page 6
AC Read Characteristics
SymbolParameter
t
ACC
t
CE
t
OE
t
DF
t
OH
(1)
(2)
(3)(4)
Address to Output Delay120150200250ns
CE to Output Delay120150200250ns
OE to Output Delay05007001000120ns
CE or OE to Output Float030040050060ns
Output Hold from OE,CEor
Address, whichever occurred first
Note:
Not recommended for New Designs.
AC Read Waveforms
(1)(2)(3)(4)
AT29LV512-12AT29LV512-15
AT29LV512-20AT29LV512-25
MinMaxMinMax
0000ns
UnitsMinMaxMinMax
Notes: 1. CE may be delayed up to t
2. OE
may be delayed up to tCE-tOEafter the falling edge of CE without impact on tCEor by t
without impact on t
3. t
is specified from OE or CE whichever occurs first (CL = 5 pF).
DF
ACC
.
ACC-tCE
after the address transition without impact on t
4. This parameter is characterized and is not 100% tested.
Input Test Waveforms and Measurement Level
tR,tF<5ns
Output Test Load
ACC
.
ACC-tOE
after an address change
6
AT29LV512
0177M–05/02
Page 7
AT29LV512
Pin Capacitance
f=1MHz,T=25°C
SymbolTypMaxUnitsConditions
(1)
C
IN
C
OUT
Note:1. These parameters are characterized and not 100% tested.
46pFV
812pFV
IN
OUT
=0V
=0V
AC Byte Load Characteristics
SymbolParameterMinMaxUnits
t
AS,tOES
t
AH
t
CS
t
CH
t
WP
t
DS
t
DH,tOEH
t
WPH
AC Byte Load Waveforms
WE Controlled
Address, OE Set-up Time0ns
Address Hold Time100ns
Chip Select Set-up Time0ns
Chip Select Hold Time0ns
Write Pulse Width (WE or CE)200ns
Data Set-up Time100ns
Data, OE Hold Time10ns
Write Pulse Width High200ns
(1)(2)
Controlled
CE
0177M–05/02
7
Page 8
Program Cycle Characteristics
SymbolParameterMinMaxUnits
t
WC
t
AS
t
AH
t
DS
t
DH
t
WP
t
BLC
t
WPH
WriteCycleTime20ms
Address Set-up Time0ns
Address Hold Time100ns
Data Set-up Time100ns
Data Hold Time10ns
Write Pulse Width200ns
Byte Load Cycle Time150µs
Write Pulse Width High200ns
Software Protected Program Waveform
(1)(2)(3)
Notes: 1. OE must be high when WE and CE arebothlow.
2. A7 through A15 must specify the sector address during each high-to-low transition of WE
has been entered.
3. All bytes that are not loaded within the sector being programmed will be indeterminate.
. Manufacturer Code is read for A0 = VIL; Device Code is read for A0 = VIH.
IL
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code is 1F. The Device Code is 3D.
Software Product Identification Exit
(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA F0
TO
ADDRESS 5555
(2)(3)(5)
10
AT29LV512
PAUSE 20 mSEXIT PRODUCT
IDENTIFICATION
(4)
MODE
0177M–05/02
Page 11
Ordering Information
I
t
ACC
(ns)
120150.04AT29LV512-12JC
150150.04AT29LV512-15JC
200150.04AT29LV512-20JC
250150.04AT29LV512-25JC
(mA)
CC
Ordering CodePackageOperation RangeActiveStandby
AT29LV512-12TC
150.05AT29LV512-12JI
AT29LV512-12TI
AT29LV512-15TC
150.05AT29LV512-15JI
AT29LV512-15TI
AT29LV512-20TC
150.05AT29LV512-20JI
AT29LV512-20TI
AT29LV512-25TC
150.05AT29LV512-25JI
AT29LV512-25TI
32J
32T
32J
32T
32J
32T
32J
32T
32J
32T
32J
32T
32J
32T
32J
32T
AT29LV512
Commercial
(0° to 70°C)
Industrial
(-40° to 85°C)
Commercial
(0° to 70°C)
Industrial
(-40° to 85°C)
Commercial
(0° to 70°C)
Industrial
(-40° to 85°C)
Commercial
(0° to 70°C)
Industrial
(-40° to 85°C)
Note:
Not recommended for New Designs.
32J32-lead, Plastic J-leaded Chip Carrier (PLCC)
32T32-lead, Thin Small Outline Package (TSOP)
0177M–05/02
Package Type
11
Page 12
Packaging Information
32J–PLCC
1.14(0.045) X 45˚
B
e
0.51(0.020)MAX
45˚ MAX (3X)
Notes:1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty
which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors
which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does
not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted
by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical
components in life support devices or systems.
AT ME L®is the registered trademarks of Atmel.
Other terms and product names may be the trademarks of others.
Printed on recycled paper.
0177M–05/02/xM
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.