Rainbow Electronics AT29BV010A User Manual

Download

Page 1

Features

• Single Supply Voltage, Range 2.7V to 3.6V

• Single Supply for Read and Write

• Software Protected Programming

• Fast Read Access Time - 120 ns

• Low Power Dissipation

– 15mAActiveCurrent – 40 µA CMOS Standby Current

• Sector Program Operation

– Single Cycle Reprogram (Erase and Program) – 1024 Sectors (128 Bytes/Sector) – Internal Address and Data Latches for 128 Bytes

• Two 8K Bytes Boot Blocks with Lockout

• Fast Sector Program Cycle Time - 20 ms Max.

• Internal Program Control and Timer

• DATA Polling for End of Program Detection

• Typical Endurance > 10,000 Cycles

• CMOS and TTL Compatible Inputs and Outputs

• Commercial and Industrial Temperature Ranges

Description

1-megabit (128K x 8) Single 2.7-volt

Battery-Voltage

Flash Memory

™

The AT29BV010A is a 2.7-volt only in-system Flash Programmable and Erasable Read Only Memory (Flash). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel’s advanced nonvolatile CMOS EEPROM technology, the device offers access times to 120 ns, and a low 54 mW power dissipation. When the device is deselected, the CMOS standby current is less than 40 µA. The device endurance is such that any sector can typically be written to in excess

Pin Configurations

Pin Name Function

A0 - A16 Addresses

Chip Enable

Output Enable

Write Enable

I/O0 - I/O7 Data Inputs/Outputs

NC No Connect

PLCC

Top Vi ew

A12

A15

A16NCVCCWENC

432

I/O2

GND

I/O3

323130

I/O4

I/O5

29 28 27 26 25 24 23 22 21

I/O6

A14 A13 A8 A9 A11 OE A10 CE I/O7

I/O0

14151617181920

I/O1

A11

A8 A13 A14

VCC

NC A16 A15 A12

A7 A6 A5 A4

TSOP Top View

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Type 1

A10

I/O7

I/O6

I/O5

I/O4

I/O3

GND

I/O2

I/O1

I/O0

AT29BV010A

Rev. 0519D–FLASH–05/02

Page 2

Block Diagram

of 10,000 times. The programming algorithm is compatible with other devices in Atmel’s Low Voltage Flash family of products.

To allow for simple in-system reprogrammability, the AT29BV010A does not require high input voltages for programming. The device can be operated with a single 2.7V to

3.6V supply. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29BV010A is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are captured at microprocessor speed and internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA gram cycle has been detected, a new access for a read or program can begin.

polling of I/O7. Once the end of a pro-

Device Operation

READ: The AT29BV010A is accessed like an EPROM. When CE and OE are low and

is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

SOFTWARE DATA PROTECTION PROGRAMMING: The AT29BV010A has 1024 individual sectors, each 128 bytes. Using the software data protection feature, byte loads are used to enter the 128 bytes of a sector to be programmed. The AT29BV010A can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a byte of data within the sector is to be changed, data for the entire 128-byte sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. The AT29BV010A automatically does a sector erase prior to loading the data into the sector. An erase command is not required.

Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature; however, the software feature will guard against inadvertent program cycles during power transitions.

AT29BV010A

0519D–FLASH–05/02

Page 3

AT29BV010A

Any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of t

, a read operation will effectively be a polling operation.

After the software data protection’s 3-byte command code is given, a byte load is performed by applying a low pulse on the WE and OE

high. The address is latched on the falling edge of CE or WE, whichever occurs

last. The data is latched by the first rising edge of CE

The 128 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE CE

) of the preceding byte. If a high to low transition is not detected within 150 µs of the

(or CE) within 150 µs of the low to high transition of WE (or

last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of WE

(or CE). A0 to A6 specify the byte address within the

sector. The bytes may be loaded in any order; sequential loading is not required.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29BV010A in the following ways: (a) V

2.0V (typical), the program function is inhibited; (b) V reached the V

sense level, the device will automatically time out 10 ms (typical)

before programming; (c) Program inhibit – holding any one of OE high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on the WE

or CE inputs will not initiate a program cycle.

or CE input with CE or WE low (respectively)

or WE.

sense – if VCCis below

power on delay – once VCChas

low, CE high or WE

INPUT LEVELS: While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs (OE affecting the operation of the device. The I/O lines can only be driven from 0 to V

,CEand WE) may be driven from 0 to 5.5V without adversely

0.6V.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e., using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density’s sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both methods of identification.

DATA

POLLING: The AT29BV010A features DATA polling to indicate the end of a

program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA

polling

may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA

polling the AT29BV010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling

0519D–FLASH–05/02

Page 4

and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODES: The entire device may be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29BV010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as bring up a system can be contained in a boot block. The AT29BV010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location 1FFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

Absolute Maximum Ratings*

Temperature Under Bias................................ -55°Cto+125°C

Storage Temperature ..................................... -65°Cto+150°C

All Input Voltages (including NC Pins)

with Respect to Ground ...................................-0.6V to +6.25V

All Output Voltages

with Respect to Ground .............................-0.6V to V

+0.6V

boot blocks

*NOTICE: Stresses beyond those listed under “Absolute

Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

. Secure code which will

Voltage on A9 (including NC Pins)

with Respect to Ground ...................................-0.6V to +13.5V

AT29BV010A

0519D–FLASH–05/02

Page 5

DC and AC Operating Range

AT29BV010A-12 AT29BV010A-15 AT29BV010A-20 AT29BV010A-25 AT29BV010A-30

AT29BV010A

Operating Temperature (Case)

Power Supply

Com. 0°C-70°C0°C-70°C

Ind. -40°C-85°C-40°C-85°C

(1)

2.7V to 3.6V 2.7V to 3.6V 2.7V to 3.6V 2.7V to 3.6V 2.7V to 3.6V

0°C-70°C 0°C-70°C 0°C-70°C

-40°C-85°C -40°C-85°C

Note: 1. After power is applied and VCCis at the minimum specified data sheet value, the system should wait 20 ms before an oper-

ational mode is started.

Not recommended for New Designs.

Operating Modes

Mode CE OE WE Ai I/O

Read V

Program

(2)

Standby/Write Inhibit V

(1)

Program Inhibit X X V

Program Inhibit X V

Output Disable X V

Ai D

OUT

XXHighZ

XHighZ

Product Identification

(4)

Hardware

Software

A1 - A16 = VIL,A9=V

(5)

A0 = V

A1 - A16 = V

IL,

A1 - A16 = V

IH,

(3)

,A0=VILManufacturer Code

(3)

,A0=VIHDevice Code

Manufacturer Code

Device Code

Notes: 1. X can be VIL or VIH.

2. Refer to AC Programming Waveforms.

3. VH = 12.0V ± 0.5V.

4. Manufacturer Code is 1F. The Device Code is 35.

5. See details under Software Product Identification Entry/Exit

DC Characteristics

Symbol Parameter Condition Min Max Units

Output Leakage Current V

=0VtoV

I/O

1µA

Com. 40 µA

SB1

SB2

0519D–FLASH–05/02

VCCStandby Current CMOS CE =VCC-0.3VtoV

VCCStandby Current TTL CE =2.0VtoV

VCCActive Current f = 5 MHz; I

OUT

Ind. 50 µA

1mA

=0mA;VCC=3.6V 15 mA

Input Low Voltage 0.6 V

Input High Voltage 2.0 V

Output Low Voltage IOL=1.6mA;VCC=3.0V 0.45 V

Output High Voltage IOH=-100µA;VCC=3.0V 2.4 V

Page 6

AC Read Characteristics

Symbol Parameter

ACC

Note:

(1)

(2)

(3)(4)

Address to Output Delay

CE to Output Delay

OE to Output Delay

CE or OE to Output Float

Output Hold from OE, CE or Address, whichever occurred first

Not recommended for New Designs.

AC Read Waveforms

AT29BV010A-12 AT29BV010A-15

AT29BV010A-20 AT29BV010A-25 AT29BV010A-30

Min Max Min Max Min Max

120 150 200 250 300 ns

05001000 100 0 120 0 150 ns

0300500 50 0 60 0 75 ns

000 0 0 ns

UnitsMin Max Min Max

Notes: 1. CE may be delayed up to t

2. OE

may be delayed up to tCE-tOEafter the falling edge of CE without impact on tCEor by t

without impact on t

3. t

is specified from OE or CE whichever occurs first (CL = 5 pF).

ACC

4. This parameter is characterized and is not 100% tested.

AT29BV010A

ACC-tCE

after the address transition without impact on t

ACC

ACC-tOE

after an address change

0519D–FLASH–05/02

Page 7

Input Test Waveforms and Measurement Level

tR,tF<5ns

Output Test Load

Pin Capacitance

f=1MHz,T=25°C

(1)

AT29BV010A

Symbol Typ Max Units Conditions

OUT

Note: 1. These parameters are characterized and not 100% tested.

46pFV

812pFV

OUT

=0V

0519D–FLASH–05/02

Page 8

AC Byte Load Characteristics

Symbol Parameter Min Max Units

AS,tOES

DH,tOEH

WPH

Address, OE Set-up Time 10 ns

Address Hold Time 100 ns

Chip Select Set-up Time 0 ns

Chip Select Hold Time 0 ns

Write Pulse Width (WE or CE) 200 ns

Data Set-up Time 100 ns

Data, OE Hold Time 10 ns

Write Pulse Width High 200 ns

AC Byte Load Waveforms

WE Controlled

(1)(2)

Controlled

AT29BV010A

0519D–FLASH–05/02

Page 9

AT29BV010A

Program Cycle Characteristics

Symbol Parameter Min Max Units

BLC

WPH

WriteCycleTime 20 ms

Address Set-up Time 10 ns

Address Hold Time 100 ns

Data Set-up Time 100 ns

Data Hold Time 10 ns

Write Pulse Width 200 ns

Byte Load Cycle Time 150 µs

Write Pulse Width High 200 ns

Software Protected Program Waveform

Notes: 1. OE must be high when WE and CE arebothlow.

2. A7 through A16 must specify the sector address during each high to low transition of WE been entered.

3. All bytes that are not loaded within the sector being programmed will be indeterminate.

Programming Algorithm

LOAD DATA AA

ADDRESS 5555

LOAD DATA 55

ADDRESS 2AAA

LOAD DATA A0

ADDRESS 5555

LOAD DATA

SECTOR (128 BYTES)

(3)

(1)

WRITES ENABLED

ENTER DATA PROTECT STATE

(2)

(or CE) after the software code has

Notes: 1. Data Format: I/O7 - I/O0 (Hex);

Address Format: A14 - A0 (Hex).

2. Data Protect state will be re-activated at end of program cycle.

3. 128 bytes of data MUST BE loaded.

0519D–FLASH–05/02

Page 10

Data Polling Characteristics

(1)(2)

Symbol Parameter Min Typ Max Units

OEH

Data Hold Time 10 ns

OE Hold Time 10 ns

OE to Output Delay

(2)

Write Recovery Time 0 ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t

spec in AC Read Characteristics.

Data Polling Waveforms

Toggle Bit Characteristics

Symbol Parameter Min Typ Max Units

(1)

OEH

OEHP

Data Hold Time 10 ns

OE Hold Time 10 ns

OE to Output Delay

(2)

OE High Pulse 150 ns

Write Recovery Time 0 ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t

Toggle Bit Waveforms

spec in AC Read Characteristics.

(1)(3)

Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit.

2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.

AT29BV010A

0519D–FLASH–05/02

Page 11

AT29BV010A

Software Product Identification Entry

LOAD DATA AA

ADDRESS 5555

LOAD DATA 55

ADDRESS 2AAA

LOAD DATA 90

ADDRESS 5555

PAUSE 20 mS ENTER PRODUCT

Software Product Identification Exit

LOAD DATA AA

ADDRESS 5555

IDENTIFICATION

(2)(3)

MODE

(1)

Boot Block Lockout Feature Enable Algorithm

LOAD DATA AA

ADDRESS 5555

LOAD DATA 55

ADDRESS 2AAA

LOAD DATA 80

ADDRESS 5555

LOAD DATA AA

ADDRESS 5555

LOAD DATA 55

ADDRESS 2AAA

(1)

LOAD DATA 55

ADDRESS 2AAA

LOAD DATA F0

ADDRESS 5555

PAUSE 20 mS EXIT PRODUCT

IDENTIFICATION MODE

Notes: 1. Data Format: I/O7 - I/O0 (Hex);

Address Format: A14 - A0 (Hex).

2. A1 - A16 = V

Manufacturer Code is read for A0 = V Device Code is read for A0 = V

3. The device does not remain in identification mode if powered down.

4. The device returns to standard operation mode.

5. Manufacturer Code is 1F. The Device Code is 35.

LOAD DATA 40

ADDRESS 5555

LOAD DATA 00

ADDRESS 00000H

PAUSE 20 mS

(4)

Notes: 1. Data Format: I/O7 - I/O0 (Hex);

(2)

LOAD DATA FF

ADDRESS 1FFFFH

PAUSE 20 mS

(3)

Address Format: A14 - A0 (Hex).

2. Lockout feature set on lower address boot block.

3. Lockout feature set on higher address boot block.

;

0519D–FLASH–05/02

Page 12

Ordering Information

ACC

(ns)

120 15 0.04 AT29BV010A-12JC

150 15 0.04 AT29BV010A-15JC

200 15 0.04 AT29BV010A-20JC

250 15 0.04 AT29BV010A-25JC

300 15 0.04 AT29BV010A-30JC

(mA)

Ordering Code Package Operation RangeActive Standby

AT29BV010A-12TC

15 0.05 AT29BV010A-12JI

AT29BV010A-12TI

AT29BV010A-15TC

15 0.05 AT29BV010A-15JI

AT29BV010A-15TI

AT29BV010A-20TC

AT29BV010A-25TC

15 0.05 AT29BV010A-25JI

AT29BV010A-25TI

AT29BV010A-30TC

15 0.05 AT29BV010A-30JI

AT29BV010A-30TI

32J 32T

Commercial (0° to 70°C)

Industrial

(-40° to 85°C)

Commercial (0° to 70°C)

Industrial

(-40° to 85°C)

Commercial (0° to 70°C)

Industrial

(-40° to 85°C)

Commercial (0° to 70°C)

Industrial

(-40° to 85°C)

Note:

32J 32-lead, Plastic J-leaded Chip Carrier (PLCC)

Not recommended for New Designs.

Package Type

32T 32-lead, Thin Small Outline Package (TSOP)

AT29BV010A

0519D–FLASH–05/02

Page 13

Packaging Information

32J–PLCC

AT29BV010A

1.14(0.045) X 45˚

0.51(0.020)MAX

45˚ MAX (3X)

Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE.

2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.

3. Lead coplanarity is 0.004" (0.102 mm) maximum.

PIN NO. 1 IDENTIFIER

1.14(0.045) X 45˚

E1 E

0.318(0.0125)

0.191(0.0075)

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL

A 3.175 – 3.556

A1 1.524 – 2.413

A2 0.381 – –

D 12.319 – 12.573

D1 11.354 – 11.506 Note 2

D2 9.906 – 10.922

E 14.859 – 15.113

E1 13.894 – 14.046 Note 2

E2 12.471 – 13.487

B 0.660 – 0.813

B1 0.330 – 0.533

e 1.270 TYP

MIN

NOM

MAX

NOTE

10/04/01

2325 Orchard Parkway

San Jose, CA 95131

0519D–FLASH–05/02

TITLE

32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

DRAWING NO.

32J

REV.

Page 14

32T – TSOP

PIN 1

Pin 1 Identifier

SEATING PLANE

Notes: 1. This package conforms to JEDEC reference MO-142, Variation BD.

2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.

3. Lead coplanarity is 0.10 mm maximum.

0º ~ 8º

COMMON DIMENSIONS

SYMBOL

A ––1.20

A1 0.05 – 0.15

A2 0.95 1.00 1.05

D 19.80 20.00 20.20

D1 18.30 18.40 18.50 Note 2

E 7.90 8.00 8.10 Note 2

L 0.50 0.60 0.70

L1 0.25 BASIC

b 0.17 0.22 0.27

c 0.10 – 0.21

e 0.50 BASIC

GAGE PLANE

(Unit of Measure = mm)

MIN

NOM

MAX

NOTE

2325 Orchard Parkway

San Jose, CA 95131

AT29BV010A

TITLE

32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline

Package, Type I (TSOP)

DRAWING NO.

32T

0519D–FLASH–05/02

10/18/01

REV.

Page 15

Atmel Headquarters Atmel Operations

Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

http://www.atmel.com

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty whichisdetailedinAtmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems.

AT ME L®is a registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

Battery-Voltage

™

is a trademark of Atmel.

Printed on recycled paper.

0519D–FLASH–05/02 xM