Rainbow Electronics AT27BV4096 User Manual

Features

•

Fast Read Access Time - 120 ns

•

Dual Voltage Range Operation

– Unregulated Battery Power Supply Range, 2.7V to 3.6V

or Standard 5V ± 10% Supply Range

•

Pin Compatible with JEDEC Standard AT27C4096

•

Low Power CMOS Operation

– 20 µA max. (less than 1 µA typical) Standby for VCC = 3.6V
– 36 mW max. Active at 5 MHz for VCC = 3.6V

•

JEDEC Standard Surface Mount Packages

– 44-Lead PLCC
– 40-Lead TSOP (10 x 14mm)

•

High Reliability CMOS Technology

– 2,000V ESD Protection
– 200 mA Latchup Immunity

•

Rapid™ Programming algorithm - 100 µs/w o rd (typical)

•

CMOS and TTL Compatible Inputs and Outputs

– JEDEC Standard for LVTTL and LVBO

•

Integrated Product Identification Code

•

Commercial and Industrial Temperature Ranges

4-Megabit
(256K x 16)
Unregulated

Battery-Voltage

™

High-Speed OTP

Description

The AT27BV4096 is a high performance, low power, low voltage 4,194,304-bit one­time programmable read only memory (OTP EPROM) organized as 256K by 16 bits. It
requires only one supply in t he range of 2. 7V to 3. 6V in normal r ead mo de oper ation .
The by-16 organizat ion m akes this p art i deal for por table and handhe ld 16 and 32 bi t
microprocessor based systems using either regulated or unregulated battery power.

(continued)

Pin Configurations

Pin Name Function

A0 - A17 Addresses
O0 - O15 Outputs
CE
OE
NC No Connect

Note: Both GND pins must be connected.

O13
65432

7

O12

8

O11

9

O10

10

O9

11

O8

12

GND

13

NC

14

O7

15

O6

16

O5

17

O4

1819202122232425262728

O3O2O1

Note: PLCC package pins 1 and 23 are
DON’T CONNECT.

Chip Enable
Output En able

PLCC Top View

O14

O15CEVPPNCVCC

O0

OE

1

NC

A17

4443424140

A0A1A2A3A4

A16

A15

A14

39
38
37
36
35
34
33
32
31
30
29

A13
A12
A11
A10
A9
GND
NC
A8
A7
A6
A5

A10
A11
A12
A13
A14
A15
A16

A17
VCC
VPP

CE
O15
O14
O13
O12
O11
O10

O9

O8

TSOP Top View

Type 1

1

A9

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

40

GND

39

A8

38

A7

37

A6

36

A5

35

A4

34

A3

33

A2

32

A1

31

A0

30

OE

29

O0

28

O1

27

O2

26

O3

25

O4

24

O5

23

O6

22

O7

21

GND

EPROM

AT27BV4096

Rev. 0640B–10/98

1

Atmel’s innovative desi gn techniques provide fast sp eeds
that rival 5V parts while keepi ng the lo w power con sump­tion of a 3V supply. At V

= 2.7V, any word can be

CC

accessed in less than 120 ns. With a typical power dissipa­tion of only 18 mW at 5 MHz and V

= 3V, the

CC

AT27BV4096 consumes less than one fifth the power of a
standard 5V EPROM.

Standby mode supply current is typically less than 1 µA at
3V. The AT27BV4096 simplifies system design and
stretches battery lif etime even further by el iminating the
need for power supply regulation.

The AT27BV4096 is availa ble in in dus try stan dard J EDE C­approved one-time progr am ma ble (OTP ) pl astic P LCC an d
TSOP packages. Al l devic es featur e two-lin e contro l (CE

) to give designers the flexibility to prevent bus

OE
contention.

The AT27BV4096 operating with V

at 3.0V produces TTL

CC

level outputs that are compatible with standard TTL logic
devices operati ng at V

= 5.0V. At VCC = 2.7V, the part is

CC

compatible with JEDEC approved low voltage battery oper­ation (LVBO) interface specifications. T he device is als o
capable of standard 5-volt operation making it ideally suited
for dual sup ply rang e system s or car d produc ts that are
pluggable in both 3-volt and 5-volt hosts.

Atmel’s AT27BV4096 has additional features to ensure
high quality and eff icie nt produc tion use. Th e Rapid™ Pro-

gramming Algorithm reduces the time required to program
the part and guarantees reliable programming. Program­ming time is typically only 100 µs/word. The Integrated
Product Identific ation Code electr onically identifi es the
device and manufacturer. This feature is used by i ndustry
standard programming equipment to sele ct the prope r pro­gramming algori thms an d voltag es. The AT 27BV4 096 pro­grams exactly the same way as a sta ndard 5V AT27 C409 6
and uses the same programming equipment.

System Considerations

Switching between active and standby conditions via the
Chip Enable pin may produ ce tra ns ien t vo ltag e ex cu rs i ons .

,

Unless accommodated by the system design, these tran­sients may exceed data sheet limits, resulting in device
non-conforman ce. At a mini mum, a 0.1 µF high frequency,
low inherent inductance, ceramic capacitor should be uti­lized for each device. This capacitor should be connected
between the V
close to the device as possible. Additionally, to stabilize the
supply voltage level on printed circuit boards with large
EPROM arrays, a 4.7 µF bulk electrolytic capacitor should
be utilized, again connected between the V
terminals. This capacitor should be positioned as close as
possible to the point where the power supply is connected
to the array.

and Ground terminals of the device, as

CC

and Ground

CC

Block Diagram

2

AT27BV4096

Absolute Maximum Ratings*

Temperature Under Bias................................ -55°C to +125°C

Storage Temperature..................................... -65°C to +150°C

Voltage on Any Pin with

Respect to Ground .........................................-2.0V to +7.0V

Voltage on A9 with

Respect to Ground ......................................-2.0V to +14.0V

AT27BV4096

*NOTICE: Stresses beyond those listed under “Absolute

Maximum Ratings” may cause permanent dam­age to the de vic e. T his is a stres s r ating o nly an d
functional opera tion of the device at these or an y

(1)

(1)

other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reli abi li ty

VPP Supply Voltage with

Respect to Ground .......................................-2.0V to +14.0V

(1)

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is

+ 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may

V

CC

overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin CE OE Ai V

(2)

Read
Output Disable
Standby
Rapid Program
PGM Verify
PGM Inhibit

(2)

(2)

(3)

(3)

(3)

Product Identification

Notes: 1 . X can be V

(3)(5)

or VIH.

IL

V

IL

XV

V

IH

V

IL

V

IH

V

IH

V

IL

V

IL

IH

XX X

V

IH

V

IL

V

IH

V

IL

Ai X

XXV

Ai V
Ai V

XVPPV

A9 = V

(4)

H

A0 = VIH or VIL

A1 - A17 = V

IL

2. Read, output disable, and standby modes require, 2.7 V ≤ VCC ≤ 3.6V, or 4.5V ≤ VCC ≤ 5.5V.

3. Refer to Programming C haracteristics. Programming modes require V

4. VH = 12.0 ± 0.5V.

5. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggle d low
(V

) to select the Manufacturer’s Identification byte and high (VIH) to select the Device Code byte.

IL

V

= 6.5V.

CC

PP

(1)

(5)

PP

PP

CC

V

CC

(2)

V

CC

(2)

CC

(2)

V

CC

(3)

V

CC

(3)

V

CC

(3)

CC

(3)

V

CC

Outputs

D

OUT

High Z
High Z
D

IN

D

OUT

High Z

Identification Code

3

DC and AC Operating Conditions for Read Operation

AT27BV4096-12 AT27BV4096-15

Operating Temperature
(Case)

Com. 0°C - 70°C0°C - 70°C
Ind. -40°C - 85°C-40°C - 85°C

VCC Power Supply

2.7V to 3.6V 2.7V to 3.6V
5V ± 10% 5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol Parameter Condition Min Max Units
V

= 2.7V to 3.6V

CC

I

LI

I

LO

(2)

I

PP1

I

SB

I

CC

V

IL

V

IH

V

OL

V

OH

= 4.5V to 5.5V

V

CC

I

LI

I

LO

(2)

I

PP1

I

SB

I

CC

V

IL

V

IH

V

OL

V

OH

Input Load Current VIN = 0V to V
Output Leakage Current V

(1)

V

Read/Standby Current VPP = V

PP

(1)

V

Standby Current

CC

OUT

(CMOS), CE = V

I

SB1

I

(TTL), CE = 2.0 to VCC + 0.5V 100

SB2

VCC Active Current f = 5 MHz, I

= 3.0 to 3.6V -0.6 0.8 V

V

Input Low Voltage

Input High Voltage

Output Low Voltage

Output High Voltage

CC

V

= 2.7 to 3.6V -0.6 0.2 x V

CC

VCC = 3.0 to 3.6V 2.0 VCC + 0.5 V
V

= 2.7 to 3.6V 0.7 x V

CC

= 2.0 mA 0.4 V

I

OL

I

= 100 µA0.2V

OL

I

= 20 µA0.1V

OL

= -2.0 mA 2.4 V

I

OH

I

= -100 µAV

OH

I

= -20 µAV

OH

Input Load Current VIN = 0V to V
Output Leakage Current V

(1)

V

Read/Standby Current VPP = V

PP

(1)

V

Standby Current

CC

OUT

I

(CMOS), CE = VCC ± 0.3V 100

SB1

I

(TTL), CE = 2.0 to VCC + 0.5V 1 mA

SB2

VCC Active Current f = 5 MHz, I

= 0V to V

CC

OUT

= 0V to V

CC

OUT

CC

CC

0.3V 20

CC

±

= 0 mA, CE = VIL, VCC = 3.6V 10 mA

CC

- 0.2 V

CC

- 0.1 V

CC

CC

CC

= 0 mA, CE = V

IL

Input Low Voltage -0.6 0.8 V
Input High Voltage 2.0 VCC + 0.5 V
Output Low Voltage IOL = 2.1 mA 0.4 V
Output High Voltage IOH = -400 µA2.4V

Notes: 1. VCC must be applied simultaneously with or before VPP, and removed simultaneously with or after VPP.

2. VPP may be connected directly to VCC, except during programming. The supply current would then be the sum of ICC and IPP.

±

1

±

5

10

CC

VCC + 0.5 V

±

1

±

5

10

40 mA

µ

A

µ

A

µ

A

µ

A

µ

A

V

µ

A

µ

A

µ

A

µ

A

4

AT27BV4096

AC Characteristics for Read Operation

VCC = 2.7V to 3.6V and 4.5V to 5.5V

Symbol Parameter Condition

= OE

t

ACC

t

CE

t

OE

t

DF

(3)

(2)

(2)(3)

(4)(5)

Address to Output Delay

CE to Output Delay OE = V
OE to Output Delay CE = V
OE or CE High to Output Float,

whichever occurred f irst

CE

= V

IL

IL

AT27BV4096

AT27BV4096-12 AT27BV4096-15

UnitsMin Max Min Max

IL

120 150 ns

120 150 ns

35 50 ns

30 40 ns

t

OH

AC Waveforms for Read Operation

Output Hold from Address, CE or OE ,
whichever occurred f irst

00ns

(1)

Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE.

2. OE

3. OE may be delayed up to t

- tOE after the address is valid without impact on t

ACC

ACC

.

4. This parameter is only sampled and is not 100% tested.

5. Output float is defined as the point when data is no longer driven.

6. When reading a 27BV4096, a 0.1 µF capacitor is required across V

and ground to suppress spurious voltage transients.

CC

5

Input Test Waveforms and

Output Test Load

Measurement Levels

, tF < 20 ns (10% to 90%)

t

R

Note: CL = 100 pF including
jig capacitance.

Pin Capacitance

f = 1 MHz T = 25°C

Symbol Typ Max Units Conditions

C

IN

C

OUT

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

(1)

410pFV
812pFV

IN

OUT

= 0V

= 0V

6

AT27BV4096

AT27BV4096

Programming Waveforms

(1)

Notes: 1. The Input Timing Reference is 0.8V for VIL and 2.0V for VIH.

2. tOE and t

are characteristics of the device but must be accommodated by the programmer.

DFP

3. When programming the AT27BV4096 a 0.1 µF capacitor is required across VPP and ground to suppress spurious voltage
transients.

DC Programming Characteristics

TA = 25 ± 5°C, VCC = 6.5 ± 0.25V, V

Symbol Parameter T est Condit ions

I

LI

V

IL

V

IH

V

OL

V

OH

I

CC2

I

PP2

V

ID

Input Load Current V
Input Low Level -0.6 0.8 V
Input High Level 2.0 V
Output Low Voltage I
Output High Voltage I
VCC Supply Current (Program and Verify) 50 mA
VPP Supply Current CE = V
A9 Product Identification Voltage 11.5 12.5 V

= 13.0 ± 0.25V

PP

= VIL, V

IN

= 2.1 mA 0.4 V

OL

OH

IH

= -400 µA2.4 V

IL

Limits

10

±

+ 0.1 V

CC

30 mA

UnitsMin Max

A

m

7

AC Programming Characteristics

TA = 25 ± 5°C, VCC = 6.5 ± 0.25V, V

Symbol Parameter Test Conditions

= 13.0 ± 0.25V

PP

Limits

(1)

UnitsMin Max

t

AS

t

CES

t

OES

t

DS

t

AH

t

DH

t

DFP

t

VPS

t

VCS

t

PW

t

OE

t

PRT

Address Setup Time
CE Setup Time 2
OE Setup Time 2
Data Setup Time 2
Address Hold Time 0
Data Hold Time 2
OE High to Output Float Delay

(2)

VPP Setup Time 2

Input Rise and Fall Times:

(10% to 90%) 20 ns

Input Pulse Levels:

0.45V to 2.4V

Input Timing Reference Level:

0.8V to 2.0 V

VCC Setup Time 2
PGM Program Pulse Width

(3)

Data Valid from OE 150 ns

Output Timing Reference Level:

0.8V to 2.0 V

VPP Pulse Rise Time During
Programming

2

0 130 ns

47.5 52.5

50 ns

Notes: 1. VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.

2. This parameter is only sample d and i s not 1 00% te sted. O utput Flo at is defi ned as the po int wh ere dat a is no longe r driv en—

see timing diagram.

3. Program Pulse width tolerance is 50

Atmel’s 27BV4096 Integrated Product Identification Code

µsec

±

5%.

(1)

µ

s

µ

s

µ

s

µ

s

µ

s

µ

s

µ

s

µ

s

µ

s

Pins

Codes

Hex

DataA0 O15-O8 O7 O6 O5 O4 O3 O2 O1 O0

Manufacturer 0000011110001E
Device Type 101111010000F4

Note: 1. The AT27BV4096 has the same Product Identification Code as the AT27C4096. Both are programming compatible.

8

AT27BV4096

Rapid Programming Algorithm

A 50 µs CE pulse width is used to pr og ra m. The add re ss is
set to the first loca tion. V
raised to 13.0V. Each address is first programmed with one
50 µs CE

pulse without verification. Then a verificat ion /
reprogramming loop is executed for each address. In the
event a word fails to pass verification, up to 10 successive
50 µs pulses are applied with a verification after each

is raised to 6. 5V and VPP is

CC

ADDR = FIRST LOCATION

PROGRAM ONE 50 µS PULSE

VCC = 6.5V

VPP = 13.0V

AT27BV4096

pulse. If the word fails to verify after 10 p ulses have be en
applied, the part is considered failed. After the word verifies
properly, the next address is selected until all have been
checked. V
words are read again and compared with the original data
to determine if the device passes or fails.

START

is then lowered to 5.0V and VCC to 5.0V. All

PP

INCREMENT ADDRESS

INCREMENT ADDRESS

NO

LAST

ADDR.?

YES

NO

LAST

ADDR.?

YES

ADDR = FIRST LOCATION

X = 0

PASS

PROGRAM ONE 50 µS PULSE

VERIFY

WORD

VCC = 5.0V

VPP = 5.0V

COMPARE

ALL WORDS

TO ORIGINAL

DATA

FAIL

FAIL

INCREMENT X

NO

X = 10?

YES

DEVICE

FAILED

PASS

DEVICE

PASSED

9

Ordering Information

I

t

ACC

(ns)

120

150

(mA)

CC

80.02

80.02

80.02

80.02

Ordering Code Packa ge Operation RangeActive Standby

AT27BV4096-12JC
AT27BV4096-12VC

AT27BV4096-12JI
AT27BV4096-12VI

AT27BV4096-15JC
AT27BV4096-15VC

AT27BV4096-15JI
AT27BV4096-15VI

44J
40V

44J
40V

44J
40V

44J
40V

Commercial

(0°C to 70°C)

Industrial

(-40°C to 85°C)

Commercial

(0°C to 70°C)

Industrial

(-40°C to 85°C)

Package Type

44J 44-Lead, Plastic J-Leaded Chip Carrier (PLCC)
40V 40-Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm

10

AT27BV4096

Packaging Information

AT27BV4096

44J

, 44-Lead. Plastic J-Leaded Chip Carrier (PLCC)

Dimensions in Inches and (Millimeters)

JEDEC STANDARD MS-018 AC

.045(1.14) X 30° - 45°

.656(16.7)

SQ

.650(16.5)

.695(17.7)
.685(17.4)

.500(12.7) REF SQ

.022(.559) X 45° MAX (3X)

SQ

.021(.533)
.013(.330)

.043(1.09)
.020(.508)

.120(3.05)

.090(2.29)
.180(4.57)
.165(4.19)

.032(.813)
.026(.660)

.050(1.27) TYP

.045(1.14) X 45°

PIN NO.1
IDENTIFY

.012(.305)
.008(.203)

.630(16.0)
.590(15.0)

40V

, 40-Lead. Plastic Thin Small Outline Package
(TSOP)
Dimensions in Millimeters and (Inches)

JEDEC OUTLINE MO-142 CA

11

Atmel Headquarters Atmel Operations

Corporate Headquarters

2325 Orchard Parkway
San Jose, CA 95131
TEL [phone]
FAX [phone]

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL [phone]
FAX [phone]

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road
Tsimshatsui East
Kowloon, Hong Kong
TEL [phone]
FAX [phone]

Japan

Atmel Japan K.K.
Tonetsu Shinkawa Bldg., 9F
1-24-8 Shinka wa
Chuo-ku, Tokyo 104-0033
Japan
TEL [phone]
FAX [phone]

Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL [phone]
FAX [phone]

Atmel Rousset

Zone Indu strie lle
13106 Rousset Cedex, France
TEL [phone]
FAX [phone]

Fax-on-Demand

North America:
1-[phone]

International:
1-[phone]

e-mail

[e-mail]

Web Site

http://www.atmel.com

BBS

1-[phone]

© Atmel Corporation 1998.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard war­ranty which is detailed in Atmel’s Terms and Conditions located on the Company’s website. The Company assumes no responsibility for
any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without
notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual prop­erty of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are
not authorized for use as critical components in life support devices or systems.

®

Marks bearing
Ter ms and product names in this document may be trademarks of others.

and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Printed on recycled paper.

0640B–10/98/xM