4.8 K BIT/SEC 42.67 min. 10.8 K BIT/SEC 18.96 min.
6.0 K BIT/SEC 34.13 min. 12.0 K BIT/SEC 17.07 min.
7.2 K BIT/SEC 28.44 min. 13.2 K BIT/SEC 15.52 min.
8.4 K BIT/SEC 24.38 min. 14.4 K BIT/SEC 14.22 min.
THE MUSIC DE-COMPRESSION RATE IS AS THE FOLLOWS:
DE-COMPRESSION
RATE
VOICEDURATION
DE-COMPRESSION
RATE
VOICEDURATION
10 K BIT/SEC 20.48 min. 18 K BIT/SEC 11.38 min.
12 K BIT/SEC 17.07 min. 20 K BIT/SEC 10.24 min.
14 K BIT/SEC 14.63 min. 22 K BIT/SEC 9.31 min.
16 K BIT/SEC 12.80 min. 24 K BIT/SEC 8.53 min.
z BUILT-IN 12 BITS D/A,8 BITS ADC.
z I/O PORTS
16I/O PINS FOR PORT A.
12 OUTPUT FOR PORT B.
16I/O PINS FOR PORT C.
www.aplusinc.com.tw TEL : 886-2-2782-9266
1
Page 2
APLUS INTEGRATED CIRCUITS INC. APC5890
z TWO 16BITS TIMERS : TIMER_A AND TIMER_B.
z WATCHDOG TIMER.
z SLEEP MODE : CRYSTAL & SYSTEM
2. BLOCK DIAGRAM.
www.aplusinc.com.tw TEL : 886-2-2782-9266
2
Page 3
APLUS INTEGRATED CIRCUITS INC. APC5890
.
2.PIN DESCRIPTION :
P
IN NAME I/O DESCRIPTION
RESET I RESET INPUT.ACTIVE LOW.
PWM1,PWM2 O PWM OUTPUT.
DAC O OUTPUT FROM D/A CONVERTER.
XOSC1 I CRYSTAL OSCILLATOR INPUT PIN.
XOSC2 O CRYSTAL OSCILLATOR OUTPUT PIN.
CAP I CAPACITOR FOR PLL CIRCUIT.
PA0-PA7 I/O
I/O PORT_A PIN 0 TO 7.ALSO AS EXTERNAL INTERRUPT
SOURCE.(FALL EDGE TRIGGER),INTERNAL PULL HIGH.
PA8-PA12 IO I/O PORT_A PIN 8 TO 12,INTERNAL PULL HIGH.
PA13/ADC I/O
I/O PORT_A PIN 13 OR ANALOG SIGNAL INPUT.INTERNAL PULL LOW.
z 4000-7FFF : data area for bank select, 8Kx16 each, max. to 64Mbit
z BANK ROM or BANK RAM.
z C000-FFFF : for System program or User Program, 8Kx16.
z FFF0, FFF1 : Coprocessor OK IRQ vector.
z FFF2, FFF3 : ADC IRQ vector.
z FFF4, FFF5 : not use
z FFF6, FFF7 : Timer IRQ(Fix_Timer IRQ or Timer_A IRQ) vector.
z FFF8, FFF9 : PA[7:0] IRQ vector.
z FFFA, FFFB : Timer_B NMI vector.
z FFFC, FFFD : RES vector.
z FFFE, FFFF : EXT IRQ vector.
z Priority is arranged as RES, NMI, OK_INT, ADC_INT,
TIMER_INT,PA_INT, and EXT_IRQ.
MEMORY MAPPING ( INTERNAL ROM )
www.aplusinc.com.tw TEL : 886-2-2782-9266
4
Page 5
APLUS INTEGRATED CIRCUITS INC. APC5890
MEMORY MAPPING ( EXTTERNAL ROM )
3) Others :
z 3FE0 System Flag. Read only. :
3FE0
BIT - 0 NO USE
BIT - 1 NO USE
BIT - 2 ADC NO ERROR. ADC ERROR.
T
IMER IRQTIMER_AINT FLAG
BIT - 3
BIT - 4 NO USE
BIT - 5 OK FLAG(COPROCESSOR OK)
BIT - 6 COPROCESSOR CARRY.
BIT - 7 TONE0 OR TONE1 ENABLE.
11………..TIMER_AINT10……….FIX_TIMER INT1X………. NO TIMER INT
0 1
TIMER_AINT FLAG
www.aplusinc.com.tw TEL : 886-2-2782-9266
5
Page 6
APLUS INTEGRATED CIRCUITS INC. APC5890
.
T
z 3FE0 System control 0. Write only. :
3FE0
BIT - 0 MUST 0=PA14,PA15 ARE IO PINS(DEFAULT).
BIT - 1 PB9 IS IO PIN(DEFAULT). PB9 IS EXTIRQ PIN.
BIT - 2 PB7 IS IO PIN(DEFAULT). PB7 IS EXTRAMCS.
ADC DISABLE,PA13 IS IO
BIT - 3
PIN
(DEFAULT).
BIT - 4 NO USE(MUST 0)
BIT - 5 NO USE(MUST 0)
BIT - 6 PWM DISABLE(DEFAULT). PWM ENABLE.
BIT - 7 DAC DISABLE(DEFAULT). DAC ENABLE.
z3FE1 System Control 1. Write only.
3FE1
TIMER A CLOCK SELECT
BIT - 0
32.768K HZ.(DEFAULT)
BIT - 1 NO USE(MUST 0)
0 1
ADC ENABLE,PA13 IS ADC PIN.
0 1
TIMER A CLOCK SELECT SYSTEM
CLOCK
.
BIT - 2 TIMER A DISABLE.(DEFAULT) TIMER A ENABLE.
BIT - 3 TIMER B DISABLE.(DEFAULT) TIMER B ENABLE.
TIMER A INTERRUPT
BIT - 4
DISABLE
BIT - 5 TIMER BNMI DISABLE.(DEFAULT)TIMER BNMI ENABLE.
SYSTEM CLOCK =PLL
BIT - 6
CLOCK
(DEFAULT).
BIT - 7 WATCHDOG TIMER DISABLE.
z 3FE2 System control 2. Write only.
3FE2
=1 Æ ENTRY STAND-BY MODE.IN STAND-BY MODE,HOLD CPU
BIT - 0
THE NMI AND IRQ WILL WAKE UP THE CPU.
=1ÆENTRY SLEEP MODE.IN SLEEP MODE , THE BOTH OF MAIN
BIT - 1
SYSTEM CLOCK AND
FUNCTION ARE STOPPED AND ONLY EXTERNAL INTERRUP
.(DEFAULT)
TIMER A INTERRUPT ENABLE.
SYSTEM CLOCK =32768HZ.
WATCHDOG TIMER
ENABLE
.(DEFAULT)
0 1
32768HZ WILL BESTOPPED, SO ALL
CAN WAKE UP THIS CHIP
www.aplusinc.com.tw TEL : 886-2-2782-9266
6
Page 7
APLUS INTEGRATED CIRCUITS INC. APC5890
00: SYSTEM CLOCK =FXOSC/2X256(4.19MHZ)(DEFAULT).
BIT – 3 ~ 2
01: SYSTEM CLOCK =FXOSC/2X512(8.38MHZ)
10: SYSTEM CLOCK =FXOSC/2X768(12.58MHZ)
0XXX :FIX-TIMER DISABLE.
1000:FIX-TIMER =64HZ.
1001:FIX-TIMER =32HZ.
1010:FIX-TIMER =16HZ.
z 3FE3:PORT_A[7..0] INTERRUPT ENABLE REGISTER.WRITE ONLY.
AN ‘0’ IN THIS REGISTER WILL SET THE INTERRUPT FUNCTION OF THE CORRESPONDING PIN OF
PORT_A TO BE ENABLED.THE DEFAULT VALUE FOR EACH BIT IS ‘1’.
z 3FE4:PORT_A[7..0] DATA REGISTER.READ AND WRITE.
z 3FE5:PORT_A[7..0] DIRECTION REGISTER.WRITE ONLY.
AN ‘1’ IN THIS REGISTER WILL SET THE CORRESPONDING PIN OF PORT_A TO BE OUTPUT.
THE DEFAULT VALUE FOR EACH BIT IS ZERO.
z3FE6:
PORT_B[7..0] DATA REGISTER.WRITE ONLY.
z3FE7:CLEAR WATCHDOG TIMER.WRITE ONLY.
T
HE WATCHDOG TIMER RESET WILL HAPPEN IF THE PROGRAMMER DO NOT CLEAR THE
WATCHDOG TIMER BEFORE WATCHDOG TIMER TIME-OUT.
z3FE8VOICE CHANNEL 0 LOW BYTE.WRITE ONLY.
BIT 2-0:RESERVED.
BIT 3: NO USE (MUST 0)
BIT 7-4:=VOICE CHANNEL 0 LOW NIBBLE BYTE.
z 3FE9:VOICE CHANNEL 0 HIGH BYTE.WRITE ONLY.
THE RESOLUTION OF VOICE CHANNEL 0 IS 12 BITS($3FE9,$3FE8 BIT7_4).
z 3FEA:BANK REGISTER FOR COPROCESSOR.WRITE ONLY.
www.aplusinc.com.tw TEL : 886-2-2782-9266
7
Page 8
APLUS INTEGRATED CIRCUITS INC. APC5890
z 3FEB:BANK REGISTER MSB BIT FOR COPROCESSOR.WRITE ONLY.
BANK REGISTER IS 9 BITS REGISTER($3FEB BIT0,$3FEA BIT7-0).THE MEMORY RANGE OF
BANK IS FROM $4000 TO $7FFF.
BIT 7-1:RESERVED.
z 3FEC,3FED:TIMER A DATA OR TONE0 GENERATOR.READ AND WRITE.AFTER TIMER_A BE
ENABLED, THE TIMER WILL START TO COUNT DOWN.WHEN TIMER COUNTS TO ZERO, THE
TIMER WILL COUNT FROM THE INITIAL VALUE AND TIMER_A IRQ WILL BE HAPPEN.
THE TIME ELAPSE =(($3FED,$3FEC)+1)/(TIMER A INPUT CLOCK).
z 3FEE:TIMER B LOW BYTE DATA.READ AND WRITE.
z 3FEF:TIMER B HIGH BYTE DATA.READ AND WRITE.
AFTER TIMER_B BE ENABLED, THE TIMER WILL START TO COUNT DOWN.WHEN TIMER
COUNTS TO ZERO,THE TIMER WILL COUNT FROM THE INITIAL VALUE AND TIMER_B NMI WILL
BE HAPPEN.
THE TIME ELAPSE =(($3FEF,$3FEE)+1)/(TIMER B INPUT CLOCK).
z 3FF0:PORT_A[15..8] DIRECTION REGISTER.WRITE ONLY.
AN ‘1’ IN THIS REGISTER WILL SET THE CORRESPONDING PIN OF PORT_A TO BE OUTPUT.
THE DEFAULT VALUE FOR EACH BIT IS ZERO.
z 3FF1:PORT_A[15..8] DATA REGISTER.READ AND WRITE.
z 3FF2:PORT_B[11..8] DATA REGISTER.WRITE ONLY.
BIT 3-0:PORT_B PIN 11 TO PIN 8.
BIT 7-4:RESERVED.
z 3FF4:BANK REGISTER FOR CPU.WRITE ONLY.
z 3FF5:BANK REGISTER MSB BIT FOR CPU.WRITE ONLY.
BANK REGISTER IS 9 BITS REGISTER($3FF5 BIT0,$3FF4 BIT7-0).
THE MEMORY RANGE OF BANK IS FROM $4000 TO $7FFF.
BIT 1:RESERVED.
BIT 2:=1VOICE0 BUFFER BE TRANSFERRED TO DAC PORT DIRECTLY.(DEFAULT)
=0VOICE0 BUFFER WILL BE TRANSFERRED TO DAC PORT WHEN TIMER_B NMI HAPPEN.
BIT 7-3:RESERVED.
www.aplusinc.com.tw TEL : 886-2-2782-9266
8
Page 9
APLUS INTEGRATED CIRCUITS INC. APC5890
z 3FF6:PORT_C[7..0] DATA REGISTER.READ AND WRITE.
z 3FF7:PORT_C[15..8] DATA REGISTER.READ AND WRITE.
z 3FF8:PORT_C[7..0] DIRECTION REGISTER.WRITE ONLY.
AN ‘1’ IN THIS REGISTER WILL SET THE CORRESPONDING PIN OF PORT_C TO BE OUTPUT.
THE DEFAULT VALUE FOR EACH BIT IS ZERO.
z 3FF9:PORT_C[15..8] DIRECTION REGISTER.WRITE ONLY.
AN ‘1’ IN THIS REGISTER WILL SET THE CORRESPONDING PIN OF PORT_C TO BE OUTPUT.
THE DEFAULT VALUE FOR EACH BIT IS ZERO.
z3FFA:ADC REGISTER.READ ONLY.
WHEN THE TIMER B NMI OCCURS, THE A/D CONVERSION PROCESS STARTS AND THE S/H
CIRCUIT STOP SAMPLING AND BEGIN HOLDING IT UNTIL THE ADC PROCESS IS FINISHED.
THE ADC INT WILL GENERATE WHEN ADC PROCESS IS FINISHED.
z 3FFB,3FFC:….NO USE
z 3FFD:……NO USE
z 3FFE:VOICE CHANNEL 1 LOW BYTE AND SYSTEM CONTROL 3.WRITE ONLY.
3FFE
BIT-0 SEPARATE MODE FOR DAC
OUTPUT
BIT-1 SEPARATE MODE FOR PWM
OUTPUT
0 1
MIX MODE FOR DAC OUTPUT.
(DEFAULT)
MIX MODE FOR PWM OUTPUT
(DEFAULT)
BIT-2 NO USE(MUST 0)
BIT-3 NO USE (MUST 0)
BIT–7~4 VOICE CHANNEL 1 LOW NIBBLE BYTE.
z 3FFF:VOICE CHANNEL 1 HIGH BYTE.WRITE ONLY.
THE RESOLUTION OF VOICE CHANNEL 1 IS 12 BITS($3FFF,$3FFE BIT7_4).THIS REGISTER
WILL BE TRANSFERRED TO PWM PORT WHILE TIMER_B NMI HAPPEN IN SEPARATE MODE.
www.aplusinc.com.tw TEL : 886-2-2782-9266
9
Page 10
APLUS INTEGRATED CIRCUITS INC. APC5890
www.aplusinc.com.tw TEL : 886-2-2782-9266
10
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.