How it Works
Rainbow Electronics
Loading...
APC58120
User Manual
18 pgs216.43 Kb0

Rainbow Electronics APC58120 User Manual

INTEGRATED CIRCUITS INC.--APC58120
APC58120 --- COMPRESS VOICE IC
1. Introduction :
APC58120 is a speech-melody chip. APC58120 provides one 10-bit DA
can be active at the same time. Besides, a general voice and music
decompression rate provided in the embedded decompression engine is
14.4k bit/sec for maximum and 3.6k bit/sec for minimum, while a
high-quality music decompression rate given in the engine is 24k bit/sec
for maximum and 10k bit/sec for minimum.
2. Features :
Power supply 2.4V~3.6V(For 2 battery application)
8k x 24bit instruction ROM
16M x 1 bit Data ROM
Built-in 1K x16 bit RAM
Built-in RC 32K oscillator
8 bit Timer x 3
1 Fix Timer x1
Watchdog Timer
10 bit DAC x1
10 bit PWM x1
16 bit Port A x1
8 bit Port B x1
8-level stacks of program counter
24-bit instructions
16-bit data bus
5 interrupt Timer_ A, Timer_ B, Timer_ C, Timer_ D, PA_INT
www.aplusinc.com.tw Page / 18 VER1.0
1
INTEGRATED CIRCUITS INC.--APC58120
3. Memory mapping :
Address Register
00h INDirect addressing register ( IND0 ) 01h Memory Index Register (MIR0) 02h INDirect addressing register ( IND1 ) 03h Memory Index Register (MIR1) 04h Program register(PC) 05h Status Flag Register ( SFR ) 06h Timer_A 07h Timer_B 08h Timer_C
09h Timer_D 0Ah TCA register 0Bh TCB register 0Ch TCC register 0Dh TCD register 0Eh Port A data Register ( RPA ) 0Fh Port A Control register CPA
10h Port B data Register ( RPB )
11h Port B Control register CPB
12h Watchdog Timer Control Register
13h Interrupt Flag Register(IFR)
14h PLL Control register
15h PortA Interrupt control register
16h PortA Pull High register
17h PortB Pull High register
18h PortA Pull Down register
19h PortB Pull Down register 1Ah PortA edge Control register 1Bh Table Pointer Register High Word 1Ch Table Pointer Register Low Word 1Dh Data Pointer Register High Word 1Eh Data Pointer Register Low Word 1Fh M1
20h M0
21h C1
22h C0
23h Other register
24h PIR register
25h PLLSEL register
30H~3FFH RAM
www.aplusinc.com.tw Page / 18 VER1.0
2
INTEGRATED CIRCUITS INC.--APC58120
y
4. Pin assignment :
mbol I/O Description
S
IN I 32K Oscillator resistor input
IO_VSS I Ground for IO PAD
CORE_VSS I Ground for CORE LOGIC
CORE_VDD I Power for CORE LOGIC
IO_VDD I Power for IO PAD
PA0~PA15 I/O I/O port
PB0~PB7 I/O I/O port
IO_VDD I Power for IO PAD
CORE_VDD I Power for CORE LOGIC
CORE_VSS I Ground for CORE LOGIC
IO_VSS I Ground for IO PAD
OSC1 I Crystal input
OSC2 O Crystal Output
TESTMODE I For test only
ERSTB I Chip Reset
XT_RC_SEL I Crystal or 32K oscillator select
DAC_VDD I Power for DAC
DAC_VSS I Ground for DAC
DACO O DAC output
PWMVDD I PWM VDD
PWM1O O PWM Output 1
PWMVSS I PWM VSS
PWM2O O PWM Output 2
PWMVDD I PWM VDD
ANA_VDD I Power for Analog Circuit
ANA_VSS I Ground for Analog Circuit
PLLCAP I PLL CAP input
www.aplusinc.com.tw Page / 18 VER1.0
3
INTEGRATED CIRCUITS INC.--APC58120
5.Function Control Registers:
Address Name
00h
01h
02h
03h 04h 05h 06h 07h 08h 09h
0Ah
0Bh
0Ch
0Dh
0Eh 0Fh 10h 11h
12h
13h
13h
14h
15h 16h 17h 18h 19h 1Ah
1Bh 1Ch 1Dh
1Eh
1Fh
20h
21h
22h
IND0[9:0]
MIR0[9:0]
IND1[9:0]
MIR1[9:0]
PC SFR[7:0] Timer_A Timer_B Timer_C Timer_D
TCA[7:0]
TCB[7:0]
TCC[7:0]
TCD[7:0]
RPA[15:0] CPA[15:0]
RPB[7:0] CPB[7:0]
WTC[7:0]
IFR[7:0]
IFR[15:8]
PLLC[5:0]
IPA[7:0]
PHA PHB PDA PDB
PADC
TDPTRH[16]
TDPTRL
DPTRH DPTRL
M1
M0
C1
C0
Bit15/
Bit7
Bit14/
Bit6
Bit13/
Bit5
Bit12/
Bit4
Bit11/
Bit3
Bit10/
Bit2
Bit9/
Bit1
Bit8/
Bit0
Use contents of MIR0 to address data memory
(not a physical register)
Indirect data memory address pointer 0
Use contents of MIR1 to address data memory
(not a physical register)
Indirect data memory address pointer 1
Program Counter register
Ponrst WT SP Z AC C
8 bits of real timer clock/counter 8 bits of real timer clock/counter 8 bits of real timer clock/counter
Fix Timer
TAEI TAEN
TBEI TBEN
TCEI TCEN
TACK
SEL
TBCK
SEL
TCCK
SEL
TAPRE
EN
TBPRE
EN
TCPRE
EN
TAPS2 TAPS1 TAPS0
TBPS2 TBPS1 TBPS0
TCPS2 TCPS1 TCPS0
TDEI TDEN TDPS2 TDPS1 TDPS0
Port A data Register
Port A Control register
Port B data Register
Port B Control register
PortA7
_F
PortA6
_F
PortA5
_F
PortA4
PWMEN DACE
_F
Timer_
DF
PortA3
_F
N
WTPS
C2
Timer_
CF
PortA2
_F
PLLEN
WTPS
C1
Timer_
BF
PortA1
_F
PLLCl
ksel1
WTPS
C0
Timer_
AF
PortA0
_F
PLLCl
ksel0
PortA Interrupt control register
PortA Pull High register
PortB Pull High register PortA Pull Down register PortB Pull Down register
PortA Edge Control register
Table Pointer Register High Word
Table Pointer Register Low Word
Data Pointer Register High Word
Data Pointer Register Low Word
Result of multiplier high word Result of multiplier Low word
Channel 1 register Channel 0 register
www.aplusinc.com.tw Page / 18 VER1.0
4
INTEGRATED CIRCUITS INC.--APC58120
23h[7:0]
23h[11:8]
24h
25h
OTH
OTH
PIR
PLLSEL
TMRB OVPA SSEN
C1ALP
ASSEN
pwmdo
usel
TMRA OVPA SSEN
REG1 REG2
C0ALP
ASSEN
Pre Index Register
LVDSEL LVDE N Config
_wtc1
PWMD
atasel
DACD
atasel
MIX1s
el
pllbypa
sssel
PLLsel
6. Special registers :
1)00H [9:0] <IND0> Indirect address register 0{RW}
Description:
Not serving as a physical register,the register is used as an indirect address register.
Reading or writing this address will have access to the register of the address
defined by 01H(MIR0).
2)01H [9:0] <MIR0> Memory Index register 0{RW}
[9:0] indicate that this register used in the indirect addressing mode defines which
register will be select during the instruction to read/write 00H
3)02H [9:0] <IND1> Indirect address register 1{RW}
Description:
Not serving as a physical register,the register is used as an indirect address register.
Reading or writing this address will have access to the register of the
address defined by 03H(MIR1).
4)03H [9:0] <MIR1> Memory Index register 1{RW}
[9:0] indicate that this register used in the indirect addressing mode defines
which register will be select during the instruction to read/write 02H
5) 04H <PC> Program Counter register
6)05H [5:0] <SFR> Status Flag register
<C> Carry Flag <AC>Auxiliary Flag <Z> Zero Flag <SP> Sleep Flag <WT> Watchdog Flag <Ponrst> ponrst Flag
7)06H [15:0] <Timer_ A> Timer/Counter A register {RW}
8)07H [15:0] <Timer_ B> Timer/Counter B register {RW}
9)08H [15:0] <Timer_ C> Timer/Counter C register {RW}
10)09H [15:0] <Timer_ D> Fix Timer
Config
_wtc0
MIX0s
el
www.aplusinc.com.tw Page / 18 VER1.0
5
INTEGRATED CIRCUITS INC.--APC58120
11)0AH [7:0] <TCA> Timer/Counter A Control register{RW}
[2:0] < TAPS2, TAPS1, TAPS0> Timer prescaler bit
TAPS2 TAPS1 TAPS0 rate
0 0 0 1:2 0 0 1 1:4 0 1 0 1:8 0 1 1 1:16 1 0 0 1:32 1 0 1 1:64 1 1 0 1:128 1 1 1 1:256
[4] <TAPREEN>
0:Timer A Prescaler Disable Prescale Rate 1:1 1:Timer A Prescaler Enable(default)
[5] <TACKSEL>
0: select system clock(default) 1: select crystal clock(32768)
[6]< TAEN> Timer/Counter Enable control
0: Timer/Counter disable(default) 1: Timer/Counter enable
[7]<TAEI> Timer/Counter Interrupt Enable control
0: Timer/Counter interrupt disable(default) 1: Timer/Counter interrupt enable
12)0BH [7:0] <TCB> Timer/Counter B Control register{RW}
[2:0] < TBPS2, TBPS1, TBPS0> Timer prescaler bit
TBS2 TBS1 TBS0 rate
0 0 0 1:2 0 0 1 1:4 0 1 0 1:8 0 1 1 1:16 1 0 0 1:32 1 0 1 1:64 1 1 0 1:128 1 1 1 1:256
[4] <TBPREEN>
0:Timer B Prescaler Disable Prescale Rate 1:1 1:Timer BPrescaler Enable(default)
[5] <TBCKSEL>
0: select system clock(default) 1: select crystal clock(32768)
[6]< TBEN> Timer/Couner Enable control
0: Timer/Counter disable(default) 1: Timer/Counter enable
[7]<TBEI> Timer/Counter Interrupt Enable control
0: Timer/Counter interrupt disable(default) 1: Timer/Counter interrupt enable
www.aplusinc.com.tw Page / 18 VER1.0
6
Loading...
+ 12 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use