Page 1
November 1995
ADC0808/ADC0809
8-Bit µP Compatible A/D Converters with 8-Channel
Multiplexer
ADC0808/ADC0809 8-Bit µP Compatible A/D Converters with 8-Channel Multiplexer
General Description
The ADC0808, ADC0809 data acquisition component is a
monolithic CMOS device with an 8-bit analog-to-digital converter,8-channelmultiplexerand microprocessor compatible
control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a
256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can
directly access any of 8-single-ended analog signals.
The device eliminates the need for external zero and
full-scale adjustments. Easy interfacing to microprocessors
is provided by the latched and decoded multiplexer address
inputs and latched TTL TRI-STATE
The design of the ADC0808, ADC0809 has been optimized
by incorporating the most desirable aspects of several A/D
conversion techniques. The ADC0808, ADC0809 offers high
speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes
minimal power. These features make this device ideally
suited to applications from process and machine control to
consumer and automotive applications. For 16-channel multiplexer with common output (sample/hold port) see
ADC0816 data sheet. (See AN-247 for more information.)
®
outputs.
Features
n Easy interface to all microprocessors
n Operates ratiometrically or with 5 V
adjusted voltage reference
n No zero or full-scale adjust required
n 8-channel multiplexer with address logic
n 0V to 5V input range with single 5V power supply
n Outputs meet TTL voltage level specifications
n Standard hermetic or molded 28-pin DIP package
n 28-pin molded chip carrier package
n ADC0808 equivalent to MM74C949
n ADC0809 equivalent to MM74C949-1
or analog span
DC
Key Specifications
n Resolution: 8 Bits
n Total Unadjusted Error:
n Single Supply: 5 V
n Low Power: 15 mW
n Conversion Time: 100 µs
1
±
⁄2LSB and±1 LSB
DC
TRI-STATE®is a registered trademark of National Semiconductor Corp.
© 1997 National Semiconductor Corporation DS005672 www.national.com
Page 2
Block Diagram
DS005672-1
See Ordering
Information
www.national.com 2
Page 3
Absolute Maximum Ratings (Notes 1,
2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
Voltage at Any Pin −0.3V to (V
Except Control Inputs
Voltage at Control Inputs −0.3V to +15V
(START, OE, CLOCK, ALE, ADD A, ADD B, ADD C)
Storage Temperature Range −65˚C to +150˚C
Package Dissipation at T
Lead Temp. (Soldering, 10 seconds)
Dual-In-Line Package (plastic) 260˚C
) (Note 3) 6.5V
CC
=
25˚C 875 mW
A
CC
+0.3V)
Dual-In-Line Package (ceramic) 300˚C
Molded Chip Carrier Package
Vapor Phase (60 seconds) 215˚C
Infrared (15 seconds) 220˚C
ESD Susceptibility (Note 8) 400V
Operating Conditions (Notes 1, 2)
Temperature Range (Note 1) T
ADC0808CJ −55˚C≤TA≤+125˚C
ADC0808CCJ, ADC0808CCN,
ADC0809CCN −40˚C≤T
ADC0808CCV, ADC0809CCV −40˚C ≤ T
Range of V
(Note 1) 4.5 VDCto 6.0 V
CC
MIN≤TA≤TMAX
≤+85˚C
A
≤ +85˚C
A
DC
Electrical Characteristics
Converter Specifications: V
=
5V
CC
V
DC
REF+,VREF(−)
=
GND, T
MIN≤TA≤TMAX
and f
=
640 kHz unless otherwise stated.
CLK
=
Symbol Parameter Conditions Min Typ Max Units
ADC0808
1
Total Unadjusted Error 25˚C
(Note 5) T
MIN
to T
MAX
±
⁄
2
3
±
⁄
4
ADC0809
Total Unadjusted Error 0˚C to 70˚C
(Note 5) T
MIN
to T
MAX
±
1 LSB
±
11⁄
4
Input Resistance From Ref(+) to Ref(−) 1.0 2.5 kΩ
V
REF(+)
Analog Input Voltage Range (Note 4) V(+) or V(−) GND−0.10 V
Voltage, Top of Ladder Measured at Ref(+) V
CC
+0.10 V
CC
VCC+0.1 V
Voltage, Center of Ladder VCC/2-0.1 VCC/2 VCC/2+0.1 V
V
I
REF(−)
IN
Voltage, Bottom of Ladder Measured at Ref(−) −0.1 0 V
Comparator Input Current f
=
640 kHz, (Note 6) −2
c
±
0.5 2 µA
Electrical Characteristics
Digital Levels and DC Specifications: ADC0808CJ 4.5V≤VCC≤5.5V, −55˚C≤TA≤+125˚C unless otherwise noted
ADC0808CCJ, ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, 4.75≤VCC≤5.25V, −40˚C≤TA≤+85˚C unless
otherwise noted
Symbol Parameter Conditions Min Typ Max Units
ANALOG MULTIPLEXER
=
I
OFF(+)
I
OFF(−)
OFF Channel Leakage Current V
OFF Channel Leakage Current V
CONTROL INPUTS
V
V
I
IN(1)
IN(0)
IN(1)
Logical “1” Input Voltage VCC−1.5 V
Logical “0” Input Voltage 1.5 V
Logical “1” Input Current V
(The Control Inputs)
I
IN(0)
Logical “0” Input Current V
(The Control Inputs)
I
CC
Supply Current f
CC
=
T
A
T
MIN
CC
=
T
A
T
MIN
IN
IN
CLK
=
5V, V
5V,
IN
25˚C 10 200 nA
to T
=
5V, V
MAX
=
0,
IN
1.0 µA
25˚C −200 −10 nA
to T
MAX
=
15V 1.0 µA
=
0 −1.0 µA
=
640 kHz 0.3 3.0 mA
−1.0 µA
LSB
LSB
LSB
DC
3 www.national.com
Page 4
Electrical Characteristics (Continued)
Digital Levels and DC Specifications: ADC0808CJ 4.5V≤VCC≤5.5V, −55˚C≤TA≤+125˚C unless otherwise noted
ADC0808CCJ, ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, 4.75≤VCC≤5.25V, −40˚C≤TA≤+85˚C unless
otherwise noted
Symbol Parameter Conditions Min Typ Max Units
DATA OUTPUTS AND EOC (INTERRUPT)
V
V
V
I
OUT
OUT(1)
OUT(0)
OUT(0)
Logical “1” Output Voltage I
Logical “0” Output Voltage I
Logical “0” Output Voltage EOC I
TRI-STATE Output Current V
=
−360 µA V
O
=
1.6 mA 0.45 V
O
=
1.2 mA 0.45 V
O
=
5V 3 µA
O
=
V
0−3 µA
O
−0.4 V
CC
Electrical Characteristics
=
Timing Specifications V
CC
V
REF(+)
=
5V, V
Symbol Parameter Conditions MIn Typ Max Units
t
WS
t
WALE
t
s
t
H
t
D
Minimum Start Pulse Width (
Minimum ALE Pulse Width (
Minimum Address Set-Up Time (
Minimum Address Hold Time (
Analog MUX Delay Time R
From ALE
t
H1,tH0
t
1H,t0H
t
c
f
c
t
EOC
C
IN
C
OUT
OE Control to Q Logic State C
OE Control to Hi-Z C
Conversion Time f
Clock Frequency 10 640 1280 kHz
EOC Delay Time (
Input Capacitance At Control Inputs 10 15 pF
TRI-STATE Output At TRI-STATE Outputs 10 15 pF
Capacitance
Note 1: AbsoluteMaximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating
the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to GND, unless othewise specified.
Note 3: A zener diode exists, internally, from V
Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater
than the V
than 100 mV,the output code will be correct. To achieve an absolute 0V
over temperature variations, initial tolerance and loading.
Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See
ever,if an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages
can be adjusted to achieve this. See
Note 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little
temperature dependence (
Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.
Note 8: Human body model, 100 pF discharged through a 1.5 kΩ resistor.
n supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog VINdoes not exceed the supply voltage by more
CC
Figure *NO TGT: fig NS0592*
Figure 13
CC
.
=
=
GND, t
REF(−)
Figure 5
Figure 5
Figure 5
Figure 5
S
=
L
=
L
=
c
Figure 5
to GND and has a typical breakdown voltage of 7 VDC.
). See paragraph 4.0.
=
t
20 ns and T
r
f
) 100 200 ns
) 100 200 ns
)2550ns
)2550ns
=
Figure 5
0Ω (
50 pF, R
10 pF, R
640 kHz, (
) 1 2.5 µS
=
10k (
L
=
10k (
L
Figure 5
) 0 8+2 µS Clock
to 5VDCinput voltage range will therefore require a minimum supply voltage of 4.900 V
DC
=
25˚C unless otherwise noted.
A
Figure 8
) 125 250 ns
Figure 8
) 125 250 ns
) (Note 7) 90 100 116 µS
Figure 2
. None of these A/Ds requires a zero or full-scale adjust. How-
Periods
DC
www.national.com 4
Page 5
Functional Description
Multiplexer.The device contains an 8-channel single-ended
analog signal multiplexer. A particular input channel is selected by using the address decoder.
states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition
of the address latch enable signal.
TABLE 1.
SELECTED ADDRESS LINE
ANALOG
CHANNEL
IN0 L L L
IN1 L L H
IN2 L H L
IN3 L H H
IN4 H L L
IN5 H L H
IN6 H H L
IN7 H H H
CONVERTER CHARACTERISTICS
The Converter
The heart of this single chip data acquisition system is its
8-bit analog-to-digital converter.The converter is designed to
give fast, accurate, and repeatable conversions over a wide
range of temperatures. The converter is partitioned into 3
major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter’s
digital outputs are positive true.
The 256R ladder network approach (
over the conventional R/2R ladder because of its inherent
monotonicity, which guarantees no missing digital codes.
Monotonicity is particularly important in closed loop feedback
control systems. Anon-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally,
the 256R network does not cause load variations on the reference voltage.
Table1
shows the input
CBA
Figure 1
) was chosen
The bottom resistor and the top resistor of the ladder network in
Figure 1
the network. The difference in these resistors causes the
output characteristic to be symmetrical with the zero and
full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached +
and succeeding output transitions occur every 1 LSB later up
to full-scale.
The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type
converter, n-iterations are required for an n-bit converter.
Figure 2
ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.
The A/D converter’s successive approximation register
(SAR) is reset on the positive edge of the start conversion
(SC) pulse. The conversion is begun on the falling edge of
the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the
end-of-conversion (EOC) output to the SC input. If used in
this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between
0 and 8 clock pulses after the rising edge of start conversion.
The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate
accuracy of the entire converter. It is also the comparator
drift which has the greatest influence on the repeatability of
the device. A chopper-stabilized comparator provides the
most effective method of satisfying all the converter requirements.
The chopper-stabilized comparator converts the DC input
signal into an AC signal. This signal is then fed throught a
high gain AC amplifier and has the DC level restored. This
technique limits the drift component of the amplifier since the
drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors.
Figure 4
measured using the procedures outlined in AN-179.
are not the same value as the remainder of
1
⁄2LSB
shows a typical example of a 3-bit converter. In the
shows a typical error curve for the ADC0808 as
5 www.national.com
Page 6
Functional Description (Continued)
FIGURE 1. Resistor Ladder and Switch Tree
DS005672-2
DS005672-13
FIGURE 2. 3-Bit A/D Transfer Curve
FIGURE 4. Typical Error Curve
www.national.com 6
DS005672-14
FIGURE 3. 3-Bit A/D Absolute Accuracy Curve
DS005672-15
Page 7
Connection Diagrams
Dual-In-Line Package
Order Number ADC0808CCN, ADC0809CCN,
ADC0808CCJ or ADC0808CJ
See NS Package J28A or N28A
Timing Diagram
Molded Chip Carrier Package
DS005672-11
DS005672-12
Order Number ADC0808CCV or ADC0809CCV
See NS Package V28A
DS005672-4
FIGURE 5.
7 www.national.com
Page 8
Typical Performance Characteristics
DS005672-16
FIGURE 6. Comparator IINvs V
=
(V
=
V
REF
5V)
CC
IN
TRI-STATE Test Circuits and Timing Diagrams
=
t
1H,tH1
DS005672-18
t0H,t
H0
DS005672-21
t0H,C
Applications Information
OPERATION
1.0 RATIOMETRIC CONVERSION
The ADC0808, ADC0809 is designed as a complete Data
Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being
measured is expressed as a percentage of full-scale which is
not necessarily related to an absolute standard. The voltage
input to the ADC0808 is expressed by the equation
=
V
Input voltage into the ADC0808
IN
=
Full-scale voltage
V
fs
(1)
t1H,C
FIGURE 8.
10 pF
L
=
10 pF
L
DS005672-22
=
V
Zero voltage
Z
=
Data point being measured
D
X
=
D
MAX
=
Minimum data limit
D
MIN
A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the
full-scale voltage across it. Since the data is represented as
a proportion of full-scale, reference requirements are greatly
reduced, eliminating a large source of error and cost for
many applications. A major advantage of the ADC0808,
ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly
across the supply and their outputs connected directly into
the multiplexer inputs, (
Ratiometric transducers such as potentiometers, strain
gauges, thermistor bridges, pressure transducers, etc., are
FIGURE 7. Multiplexer RONvs V
=
(V
=
V
REF
5V)
CC
tH1,C
DS005672-19
tH0,C
L
Maximum data limit
Figure 9
).
DS005672-17
=
L
=
50 pF
IN
50 pF
DS005672-20
DS005672-23
www.national.com 8
Page 9
Applications Information (Continued)
suitable for measuring proportional relationships; however,
many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if V
then the full-scale range is divided into 256 standard steps.
The smallest standard step is 1 LSB which is then 20 mV.
2.0 RESISTOR LADDER LIMITATIONS
The voltages from the resistor ladder are compared to the
selected into 8 times in a conversion. These voltages are
coupled to the comparator via an analog switch tree which is
referenced to the supply.The voltages at the top, center and
bottom of the ladder must be controlled to maintain proper
operation.
=
=
V
REF
5.12V,
CC
FIGURE 9. Ratiometric Conversion System
The top of the ladder, Ref(+), should not be more positive
than the supply, and the bottom of the ladder, Ref(−), should
not be more negative than ground. The center of the ladder
voltage must also be near the center of the supply because
the analog switch tree changes from N-channel switches to
P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground
referenced systems.
Figure 10
shows a ground referenced system with a separate supply and reference. In this system, the supply must be
trimmed to match the reference voltage. For instance, if a
5.12V is used, the supply should be adjusted to the same
voltage within 0.1V.
DS005672-7
The ADC0808 needs less than a milliamp of supply current
so developing the supply from the reference is readily accomplished. In
Figure 11
a ground referenced system is
shown which generates the supply from the reference. The
buffer shown can be an op amp of sufficient drive to supply
the milliamp of supply current and the desired bus drive, or if
a capacitive bus is driven by the outputs a large capacitor will
supply the transient supply current as seen in
Figure 12
. The
LM301 is overcompensated to insure stability when loaded
by the 10 µF output capacitor.
The top and bottom ladder voltages cannot exceed V
ground, respectively, but they can be symmetrically less than
V
and greater than ground. The center of the ladder volt-
CC
age should always be near the center of the supply.The sen-
and
CC
sitivity of the converter can be increased, (i.e., size of the
LSB steps decreased) by using a symmetrical reference system. In
Figure 13
tered about V
resistors. This system with a 2.5V reference allows the LSB
, a 2.5V reference is symmetrically cen-
/2 since the same current flows in identical
CC
bit to be half the size of a 5V reference system.
9 www.national.com
Page 10
Applications Information (Continued)
FIGURE 10. Ground Referenced
Conversion System Using Trimmed Supply
DS005672-24
FIGURE 11. Ground Referenced Conversion System with
Reference Generating V
www.national.com 10
CC
DS005672-25
Supply
Page 11
Applications Information (Continued)
FIGURE 12. Typical Reference and Supply Circuit
DS005672-26
=
R
R
A
B
*
Ratiometric transducers
FIGURE 13. Symmetrically Centered Reference
3.0 CONVERTER EQUATIONS
The transition between adjacent codes N and N+1 is given
by:
(2)
The center of an output code N is given by:
(3)
The output code N for an arbitrary input are the integers
within the range:
DS005672-27
(4)
where: V
11 www.national.com
=
Voltage at comparator input
IN
=
Voltage at Ref(+)
V
REF(+)
=
Voltage at Ref(−)
V
REF(−)
=
Total unadjusted error voltage (typically
V
TUE
÷
512)
V
REF(+)
Page 12
Applications Information (Continued)
4.0 ANALOG COMPARATOR INPUTS
The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are
connected alternately to the output of the resistor ladder/
switch tree network and to the comparator input as part of
the operation of the chopper stabilized comparator.
The average value of the comparator input current varies directly with clock frequency and with V
Figure 6
.
as shown in
IN
Typical Application
If no filter capacitors are used at the analog inputs and the
signal source impedances are low, the comparator input current should not introduce converter errors, as the transient
created by the capacitance discharge will die out before the
comparator output is strobed.
If input filter capacitors are desired for noise reduction and
signal conditioning they will tend to average out the dynamic
comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally.
*Address latches needed for 8085 and SC/MP interfacing the ADC0808 to a microprocessor
DS005672-10
MICROPROCESSOR INTERFACE TABLE
PROCESSOR READ WRITE INTERRUPT (COMMENT)
8080 MEMR
8085 RD
Z-80 RD
SC/MP NRDS NWDS SA (Thru Sense A)
6800 VMA
•φ2•
MEMW INTR (Thru RST Circuit)
WR INTR (Thru RST Circuit)
WR INT (Thru RST Circuit, Mode 0)
R/W VMA•φ•R/W IRQA or IRQB (Thru PIA)
Ordering Information
TEMPERATURE RANGE −40˚C to +85˚C −55˚C to +125˚C
1
±
Error
www.national.com 12
⁄2LSB Unadjusted ADC0808CCN ADC0808CCV ADC0808CCJ ADC0808CJ
±
1 LSB Unadjusted ADC0809CCN ADC0809CCV
Package Outline N28A Molded DIP V28A Molded Chip Carrier J28A Ceramic DIP J28A Ceramic DIP
Page 13
Physical Dimensions inches (millimeters) unless otherwise noted
Ceramic Dual-In-Line Package (J)
Order Number ADC0808CCJ or ADC0808CJ
NS Package Number J28A
Molded Dual-In-Line Package (N)
Order Number ADC0808CCN or ADC0809CCN
NS Package Number N28B
13 www.national.com
Page 14
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
Order Number ADC0808CCV or ADC0809CCV
Molded Chip Carrier (V)
NS Package Number V28A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance
ADC0808/ADC0809 8-Bit µP Compatible A/D Converters with 8-Channel Multiplexer
with instructions for use provided in the labeling, can
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com
National Semiconductor
Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179
Loading...