Quanta Computer Z8IA, ZAIA BLOCK DIAGRAM

5

https://vinafix.com/

4

3

2

1

Z8IA(Timapni_TL)/ZAIA (BassDrum_TL) TigerLake-UP3 Block Diagram (DIS/UMA )

D D

DDR4-SoDIMM

CH. B CH. A

DDR4 1866/2133/2400 MT/s

DDR4-SoDIMM

P18

P17

SATA0

SATA - HDD

PCIE 9

LAN

25MHz

C C

RTK8111K/Intel LAN IC

RJ45

P28

P28

USB2 2

PCIE 10

Wifi / BT

P32

USB2 10

TouchSceen

Smart Card

USB2 7

Spin Side Key
Finger Print

(Reserve for SPIN)

(option)

P30

Finger Print

P30

IR Camera

(Option)

Re-Driver

SN75LVCP601RTJR

P31

P25

(Reserve)

P40

(Option)

(Option)

P25

CCD

DMIC

P25

P31

USB3 4

UB3/DB Port4

P45

USB2.0 HUB GL850G

USB2 3USB2 5

LTE

P45P25

(Option)

e-SIM

SIM Slot

(Option)

(Option)

Viki

P2

B B

Type-C CC+PD

CYPD5126

Power solution

Batery Charger

P50BQ24780SRUYR

PCIe-SSD

USB3 2

UB3/MB Port2

P24

P39

(Option)

USB2 6

USB2 1

Card Reader

RTS5170

P44

Speaker

P26

Speaker

P29

Type-C Conn

P32

PCIE 5~8

USB3 1

UB3/MB Port1

USB2 8

USB2 4

USB2 9

USB 3 D/B

RS232 D/B

Viki

Audio Codec

ALC255-CG

Intel Burn-side

P29

P37

P24

P45

P45

P26P26

TGL-UP3 (4+2)

DDR

SATA

PCI-e

USB 3.0

DDI2, Type C

Integrated PCH-LP

USB 2.0

HDA

TCP1

SPI ROM

SPI

P16

d-TPM

NPCT750AABYX

e-SPI Interface

PCI-e

TCP2

DDIB

DDIA

I2C

P30

PCIE 1~4

TouchPAD
Click button

G-sensor/
Sensor HUB

HDMI 2.0
re-driver

PS8409

DP to DSUB

RTD2166

LCD Panel

Battery

P50

32.768kHz

Viki

P29

Touch Pad

(Reserve for SPIN)

P29

NFC

(Option)

P43

GPU

N17S-G0(MX230)
N17S-G3(MX330)

P38

P25

Embedded Controller

P41

GMR

(Reserve for SPIN)

P19-22

IT5571

HDMI

CRT

P42

27MHz

P27P27

P38

VRAM

GDDR5 x32*2pcs

P23

FAN

Keyboard Backlight

Keyboard 14" or 15"

Hall Sensor

Extension IO

(Reserve for SPIN)

Thermal IC

P29

P29

P29

P45P33

P34

P46

01

K/B transer
D/B
Viki

P29

Daughter Board

+3VPCU

RT6256BGQUF

+3V/+3V_S5

AOZ1331ADI

+1.2VSUS/+VDDQ_VTT/+VDDQ

A A

RT8231BGQW P52

+1.2V

+2.5V_SUS

P51

P51

P52AOSS32334C

P52G5719CTB1U

+5VPCU

+5V/+5V_S5

5

+VCCIN

P51RT6258CGQUF

RT3612EBGQW

+VCCIN_AUX

P51AOZ1331ADI

RT6543AGQW

+1.8V_S5

JW5213DFND_TRPBF

+1.8V

AOSS32334C

+1.5V

JW5222RSOTB_TRPBF

P55

+VGPU_CORE

RT8813DGQW

P53

+1.35V_GFX

P54

G5335QT2U P57

P55

+1V8_AON/+1V8_GFX_MAIN

JW7110DFNC

+VCCSTG/+VCCST

P55

EMF11N02J

P47

4

P56

P58

+1.03_GFX

G9336ADJTP1U

P58

GMR sensor/B

(Reserve for SPIN)

LTE/B

RS232 D/B

Viki

K/B transer D/B

Viki

P42

P45

P45

P29

3

Spin side key/B

(Reserve for SPIN)

USB3/B

TouchPAD
Click button

Viki

P45

P29

P30

PCB 8L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND
LAYER 8 : IN4
LAYER 9 : SGND
LAYER 10 : BOT

SKU remind

1)LTE SKU notice
a.LTE SKU without HDD (14” & 15”)
b.LTE SKU without IR CCD (14” & 15)
c.LTE SKU without Touch Panel (14”)

2)HDD/SSD/TSN didn't BOM Option. Others OPTION/D.R by tender requirement?

3)M.S or S3. MB ID decision system support no follow to Storage Config.
a.SSD + HDD
b.SSD only
c.HDD only

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Intel Block Diagram

Intel Block Diagram

Intel Block Diagram

Date: Sheet of

Date: Sheet of

2

Date: Sheet of

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1 62Tuesday, October 06, 2020

1 62Tuesday, October 06, 2020

1 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

02

D D

INT_eDP_TXP1[25]

eDP

ULT_EDP_HPD[25]

DP to DSUB

C C

TBT_LSX0_TXD_Soc[35]
TBT_LSX0_RXD_Soc[15,35]

TBT_LSX1_RXD[15]

TBT_LSX2_RXD[15]

TBT_LSX3_RXD[15]

PCH_DISP_ON[25]
PCH_LVDS_BLON[25]
PCH_DPST_PWM[25]

DDPC_CLK
DDPC_DATA

USB_OC2#[45]

R68910
R68911

*0_5%_2
*0_5%_2

TCP0 (TypeC)

HDMI_DDCCLK[27]
HDMI_DDCDATA[27]

HDMI_HPD_PCH[27]

B B

R68909 *Short_0201
R68908 *Short_0201

INT_eDP_TXN1[25]
INT_eDP_TXP0[25]
INT_eDP_TXN0[25]

INT_eDP_AUXP[25]
INT_eDP_AUXN[25]

DP_D1P[38]
DP_D1N[38]
DP_D0P[38]
DP_D0N[38]

DP_AUXP[38]
DP_AUXN[38]

DP_HPD[38]

TP13366
TP13240

TP13352
TP13353

R68243 100K_1%_2

TP13238
TP13239

TP13392

HDMI_DDCCLK_DDP3
HDMI_DDCDATA_DDP3

TP13393

DDSP_HPD1
TBTB_HPD

HDMI_HPD_PCH
USB_OC2#

U6539A

AC2

DDIA_TXP_3

AC1

DDIA_TXN_3

AD2

DDIA_TXP_2

AD1

DDIA_TXN_2

AF1

DDIA_TXP_1

AF2

DDIA_TXN_1

AG2

DDIA_TXP_0

AG1

DDIA_TXN_0

AJ2

DDIA_AUX_P

AJ1

DDIA_AUX

DN4

GPP_E22/DDPA_CTRL CLK/DNX_FORCE_RELOAD

DT6

GPP_E23/DDPA_CTRL DATA

DR5

GPP_E14/DDSP_HPD A/DISP_MISCA

T12

DDIB_TXP_3

T11

DDIB_TXN_3

Y11

DDIB_TXP_2

Y9

DDIB_TXN_2

T9

DDIB_TXP_1

P9

DDIB_TXN_1

V11

DDIB_TXP_0

V9

DDIB_TXN_0

AB9

DDIB_AUX_P

AD9

DDIB_AUX

DM29

GPP_H16/DDPB_CTR LCLK/PCIE_LNK_DOWN

DK27

GPP_H17/DDPB_CTR LDATA

DG43

GPP_A18/DDSP_HPD B/DISP_MISCB/I2S4_RXD

DG47

GPP_A21/DDPC_CTR LCLK/I2S5_TXD

DJ47

GPP_A22/DDPC_CTR LDATA/I2S5_RXD

DU8

GPP_E18/DDP1_CTRLC LK/TBT_LSX0_TXD

DV8

GPP_E19/DDP1_CTRLD ATA/TBT_LSX0_RXD

DF6

GPP_E20/DDP2_CTRLC LK/TBT_LSX1_TXD

DD6

GPP_E21/DDP2_CTRLD ATA/TBT_LSX1_RXD

DN23

GPP_D9/ISH_SPI_CS#/DD P3_CTRLCLK/TBT_LSX2_TXD/GSPI2_CS0#

DM23

GPP_D10/ISH_SPI_CLK/DD P3_CTRLDATA/TBT_LSX2_RXD/GSPI2_CLK

DK23

GPP_D11/ISH_SPI_MISO/D DP4_CTRLCLK/TBT_LSX3_TXD/GSPI2_MISO

DN21

GPP_D12/ISH_SPI_MOSI/D DP4_CTRLDATA/TBT_LSX3_RXD/GSPI2_M OSI

DF43

GPP_A17/DISP_MISCC/I2S4 _TXD

DF45

GPP_A19/DDSP_HPD 1/DISP_MISC1/I2S5_SCLK

DF47

GPP_A20/DDSP_HPD 2/DISP_MISC2/I2S5_SFRM

DH52

GPP_A14/USB_OC1#/ DDSP_HPD3/I2S3_RXD/DISP_MISC3/DMIC _CLK_B1

DK45

GPP_A15/USB_OC2#/ DDSP_HPD4/DISP_MISC4/I2S4_SCLK

DM8

EDP_VDDEN

DN8

EDP_BKLTEN

DG10

EDP_BKLTCTL

TGL_U_IP_EXT/BGA

DP:A

DP:B

DP:C/LSx0

DP:D/LSx1

DP:E:/LSx2

DP:F:/LSx3

DP:C/TCP0

DP:D/TCP1

DP:E/TCP2

DP:F/TCP3

TCP0_TXRX_P1
TCP0_TXRX_N1
TCP0_TXRX_P0
TCP0_TXRX_N0

TCP0_TX_P1
TCP0_TX_N1
TCP0_TX_P0
TCP0_TX_N0

TCP0_AUX_P

TCP0_AUX

TCP1_TXRX_P1
TCP1_TXRX_N1
TCP1_TXRX_P0
TCP1_TXRX_N0

TCP1_TX_P1
TCP1_TX_N1
TCP1_TX_P0
TCP1_TX_N0

TCP1_AUX_P

TCP1_AUX

TCP2_TXRX_P1
TCP2_TXRX_N1
TCP2_TXRX_P0
TCP2_TXRX_N0

TCP2_TX_P1
TCP2_TX_N1
TCP2_TX_P0
TCP2_TX_N0

TCP2_AUX_P

TCP2_AUX

TCP3_TXRX_P1
TCP3_TXRX_N1
TCP3_TXRX_P0
TCP3_TXRX_N0

TCP3_TX_P1
TCP3_TX_N1
TCP3_TX_P0
TCP3_TX_N0

TCP3_AUX_P

TCP3_AUX

TC_RCOMP_P

TC_RCOMP

DSI_DE_TE_2

DDI_RCOMP

DISP_UTILS/DSI_DE_TE_1

AY2
AY1
BB1
BB2
AM5
AM7
AT7
AT5
AP7
AP5

AT2
AT1
AU1
AU2
AD5
AD7
AH7
AH5
AF7
AF5

BF1
BF2
BE2
BE1
BD7
BD5
AY5
AY7
BB5
BB7

BK1
BK2
BJ2
BJ1
BM7
BM5
BH5
BH7
BK5
BK7

AN2
AN1

M8

AB1

CE4

TCRCOMP_DP
TCRCOMP_DN

DSI_DE_TE_2

DP_RCOMP

TCP0_TXRX_P1 [35]
TCP0_TXRX_N1 [35]
TCP0_TXRX_P0 [35]
TCP0_TXRX_N0 [35]
TCP0_TX_P1 [35]
TCP0_TX_N1 [35]
TCP0_TX_P0 [35]
TCP0_TX_N0 [35]
TCP0_AUX_DP [35]
TCP0_AUX_DN [35]

HDMI_TXCP [27]
HDMI_TXCN [27]
HDMI_TXDP1 [27]
HDMI_TXDN1 [27]
HDMI_TXDP0 [27]
HDMI_TXDN0 [27]
HDMI_TXDP2 [27]
HDMI_TXDN2 [27]

R68242 150_1%_2

DISP_UTILS

R68245

150_1%_2

TP13241

R68246
100K_1%_2

TCP0 (TypeC)

TCP2 ( HDMI )

+3V_DEEP_SUS

R68247 *10K_1%_2

R68248 10K_1%_2

A A

5

HDMI_HPD_PCH

USB_OC2#

R68227 100K_1%_2

4

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 1/14 (DDI/TBT/eDP)

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

2 62Tuesday, October 06, 2020

2 62Tuesday, October 06, 2020

2 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

DDR CHANNEL A

U6539B

M_A_DQ7[17]
M_A_DQ6[17]
M_A_DQ5[17]
M_A_DQ4[17]
M_A_DQ3[17]
M_A_DQ2[17]
M_A_DQ1[17]

D D

M_A_DQ0[17]
M_A_DQ15[17]
M_A_DQ14[17]
M_A_DQ13[17]
M_A_DQ12[17]
M_A_DQ11[17]
M_A_DQ10[17]
M_A_DQ9[17]
M_A_DQ8[17]
M_A_DQ23[17]
M_A_DQ22[17]
M_A_DQ21[17]
M_A_DQ20[17]
M_A_DQ19[17]
M_A_DQ18[17]
M_A_DQ17[17]
M_A_DQ16[17]
M_A_DQ31[17]
M_A_DQ30[17]
M_A_DQ29[17]
M_A_DQ28[17]
M_A_DQ27[17]
M_A_DQ26[17]
M_A_DQ25[17]
M_A_DQ24[17]
M_A_DQ39[17]
M_A_DQ38[17]
M_A_DQ37[17]
M_A_DQ36[17]
M_A_DQ35[17]

C C

M_A_DQ34[17]
M_A_DQ33[17]
M_A_DQ32[17]
M_A_DQ47[17]
M_A_DQ46[17]
M_A_DQ45[17]
M_A_DQ44[17]
M_A_DQ43[17]
M_A_DQ42[17]
M_A_DQ41[17]
M_A_DQ40[17]
M_A_DQ55[17]
M_A_DQ54[17]
M_A_DQ53[17]
M_A_DQ52[17]
M_A_DQ51[17]
M_A_DQ50[17]
M_A_DQ49[17]
M_A_DQ48[17]
M_A_DQ63[17]
M_A_DQ62[17]
M_A_DQ61[17]
M_A_DQ60[17]
M_A_DQ59[17]
M_A_DQ58[17]
M_A_DQ57[17]
M_A_DQ56[17]

B B

A A

M_A_DQ_07
M_A_DQ_06
M_A_DQ_05
M_A_DQ_04
M_A_DQ_03
M_A_DQ_02
M_A_DQ_01
M_A_DQ_00
M_A_DQ_17
M_A_DQ_16
M_A_DQ_15
M_A_DQ_14
M_A_DQ_13
M_A_DQ_12
M_A_DQ_11
M_A_DQ_10
M_A_DQ_27
M_A_DQ_26
M_A_DQ_25
M_A_DQ_24
M_A_DQ_23
M_A_DQ_22
M_A_DQ_21
M_A_DQ_20
M_A_DQ_37
M_A_DQ_36
M_A_DQ_35
M_A_DQ_34
M_A_DQ_33
M_A_DQ_32
M_A_DQ_31
M_A_DQ_30
M_A_DQ_47
M_A_DQ_46
M_A_DQ_45
M_A_DQ_44
M_A_DQ_43
M_A_DQ_42
M_A_DQ_41
M_A_DQ_40
M_A_DQ_57
M_A_DQ_56
M_A_DQ_55
M_A_DQ_54
M_A_DQ_53
M_A_DQ_52
M_A_DQ_51
M_A_DQ_50
M_A_DQ_67
M_A_DQ_66
M_A_DQ_65
M_A_DQ_64
M_A_DQ_63
M_A_DQ_62
M_A_DQ_61
M_A_DQ_60
M_A_DQ_77
M_A_DQ_76
M_A_DQ_75
M_A_DQ_74
M_A_DQ_73
M_A_DQ_72
M_A_DQ_71
M_A_DQ_70

DRAM_RESET#

5

LP4-LP5(NIL)/DDR4 (NIL)/DDR4 (IL)

CP53

DDR0_DQ0_7/DDR0_DQ0_7/D DR0_DQ0_7

CP52

DDR0_DQ0_6/DDR0_DQ0_6/D DR0_DQ0_6

CP50

DDR0_DQ0_5/DDR0_DQ0_5/D DR0_DQ0_5

CP49

DDR0_DQ0_4/DDR0_DQ0_4/D DR0_DQ0_4

CU53

DDR0_DQ0_3/DDR0_DQ0_3/D DR0_DQ0_3

CU52

DDR0_DQ0_2/DDR0_DQ0_2/D DR0_DQ0_2

CU50

DDR0_DQ0_1/DDR0_DQ0_1/D DR0_DQ0_1

CU49

DDR0_DQ0_0/DDR0_DQ0_0/D DR0_DQ0_0

CH53

DDR0_DQ1_7/DDR0_DQ1_7/D DR0_DQ1_7

CH52

DDR0_DQ1_6/DDR0_DQ1_6/D DR0_DQ1_6

CH50

DDR0_DQ1_5/DDR0_DQ1_5/D DR0_DQ1_5

CH49

DDR0_DQ1_4/DDR0_DQ1_4/D DR0_DQ1_4

CL53

DDR0_DQ1_3/DDR0_DQ1_3/D DR0_DQ1_3

CL52

DDR0_DQ1_2/DDR0_DQ1_2/D DR0_DQ1_2

CL50

DDR0_DQ1_1/DDR0_DQ1_1/D DR0_DQ1_1

CL49

DDR0_DQ1_0/DDR0_DQ1_0/D DR0_DQ1_0

CT47

DDR1_DQ0_7/DDR0_DQ2_7/D DR1_DQ0_7

CV47

DDR1_DQ0_6/DDR0_DQ2_6/D DR1_DQ0_6

CT45

DDR1_DQ0_5/DDR0_DQ2_5/D DR1_DQ0_5

CV45

DDR1_DQ0_4/DDR0_DQ2_4/D DR1_DQ0_4

CT42

DDR1_DQ0_3/DDR0_DQ2_3/D DR1_DQ0_3

CV42

DDR1_DQ0_2/DDR0_DQ2_2/D DR1_DQ0_2

CT41

DDR1_DQ0_1/DDR0_DQ2_1/D DR1_DQ0_1

CV41

DDR1_DQ0_0/DDR0_DQ2_0/D DR1_DQ0_0

CK47

DDR1_DQ1_7/DDR0_DQ3_7/D DR1_DQ1_7

CM47

DDR1_DQ1_6/DDR0_DQ3_6/D DR1_DQ1_6

CK45

DDR1_DQ1_5/DDR0_DQ3_5/D DR1_DQ1_5

CM45

DDR1_DQ1_4/DDR0_DQ3_4/D DR1_DQ1_4

CK42

DDR1_DQ1_3/DDR0_DQ3_3/D DR1_DQ1_3

CM42

DDR1_DQ1_2/DDR0_DQ3_2/D DR1_DQ1_2

CM41

DDR1_DQ1_1/DDR0_DQ3_1/D DR1_DQ1_1

CK41

DDR1_DQ1_0/DDR0_DQ3_0/D DR1_DQ1_0

BF53

DDR2_DQ0_7/DDR0_DQ4_7/D DR0_DQ2_7

BF52

DDR2_DQ0_6/DDR0_DQ4_6/D DR0_DQ2_6

BF50

DDR2_DQ0_5/DDR0_DQ4_5/D DR0_DQ2_5

BF49

DDR2_DQ0_4/DDR0_DQ4_4/D DR0_DQ2_4

BH53

DDR2_DQ0_3/DDR0_DQ4_3/D DR0_DQ2_3

BH52

DDR2_DQ0_2/DDR0_DQ4_2/D DR0_DQ2_2

BH50

DDR2_DQ0_1/DDR0_DQ4_1/D DR0_DQ2_1

BH49

DDR2_DQ0_0/DDR0_DQ4_0/D DR0_DQ2_0

AY53

DDR2_DQ1_7/DDR0_DQ5_7/D DR0_DQ3_7

AY52

DDR2_DQ1_6/DDR0_DQ5_6/D DR0_DQ3_6

AY50

DDR2_DQ1_5/DDR0_DQ5_5/D DR0_DQ3_5

AY49

DDR2_DQ1_4/DDR0_DQ5_4/D DR0_DQ3_4

BC53

DDR2_DQ1_3/DDR0_DQ5_3/D DR0_DQ3_3

BC52

DDR2_DQ1_2/DDR0_DQ5_2/D DR0_DQ3_2

BC50

DDR2_DQ1_1/DDR0_DQ5_1/D DR0_DQ3_1

BC49

DDR2_DQ1_0/DDR0_DQ5_0/D DR0_DQ3_0

BK47

DDR3_DQ0_7/DDR0_DQ6_7/D DR1_DQ2_7

BK45

DDR3_DQ0_6/DDR0_DQ6_6/D DR1_DQ2_6

BH47

DDR3_DQ0_5/DDR0_DQ6_5/D DR1_DQ2_5

BH45

DDR3_DQ0_4/DDR0_DQ6_4/D DR1_DQ2_4

BH42

DDR3_DQ0_3/DDR0_DQ6_3/D DR1_DQ2_3

BK42

DDR3_DQ0_2/DDR0_DQ6_2/D DR1_DQ2_2

BK41

DDR3_DQ0_1/DDR0_DQ6_1/D DR1_DQ2_1

BH41

DDR3_DQ0_0/DDR0_DQ6_0/D DR1_DQ2_0

BD47

DDR3_DQ1_7/DDR0_DQ7_7/D DR1_DQ3_7

BB47

DDR3_DQ1_6/DDR0_DQ7_6/D DR1_DQ3_6

BD45

DDR3_DQ1_5/DDR0_DQ7_5/D DR1_DQ3_5

BB45

DDR3_DQ1_4/DDR0_DQ7_4/D DR1_DQ3_4

BB42

DDR3_DQ1_3/DDR0_DQ7_3/D DR1_DQ3_3

BB41

DDR3_DQ1_2/DDR0_DQ7_2/D DR1_DQ3_2

BD42

DDR3_DQ1_1/DDR0_DQ7_1/D DR1_DQ3_1

BD41

DDR3_DQ1_0/DDR0_DQ7_0/D DR1_DQ3_0

TGL_U_IP_EXT/BGA

+1.2VSUS

R68252
470_1%_2

R68253 *Short_0201

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_CLK_P1/DDR3_CLK_P/DDR3_CLK_ P/DDR3_CLK_P

DDR0_CLK_N1/DDR3_CLK_N/DDR3_C LK_N/DDR3_CLK

NC/DDR2_CLK_P/DDR2_CLK_P/DDR2_CLK_ P

NC/DDR1_CLK_P/DDR1_CLK_P/DDR1_CLK_ P

DDR0_CLK_P0/DDR0_CLK_P/DDR0_CLK_ P/DDR0_CLK_P

DDR0_CLK_N0/DDR0_CLK_N/DDR0_C LK_N/DDR0_CLK

DDR4/LP4/LP5/LP5 CMD Flip

NC/DDR3_CKE0/DDR3_WCK_P/DDR 3_WCK_P

NC/DDR2_CKE0/DDR2_WCK_P/DDR 2_WCK_P

NC/DDR1_CKE0/DDR1_WCK_P/DDR 1_WCK_P

NC/DDR0_CKE0/DDR0_WCK_P/DDR 0_WCK_P

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_CKE1/DDR2_CA4/DDR2_CA5/DDR2_C A1
DDR0_CKE0/DDR2_CA5/DDR2_CA6/DDR2_C A0

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_CS1/DDR1_CA1/DDR1_CA1/DDR1_ CA5

DDR4/LP4/LP5/LP5 CMD Flip

LP4-LP5(NIL)/DDR4 (NIL)/DDR4 (IL)

DDR3_DQSP_1/DDR0_DQSP_7/DDR1_DQ SP_3

DDR3_DQSN_1/DDR0_DQSN_7/DDR1_ DQSN_3

DDR3_DQSP_0/DDR0_DQSP_6/DDR1_DQ SP_2

DDR3_DQSN_0/DDR0_DQSN_6/DDR1_ DQSN_2

DDR2_DQSP_1/DDR0_DQSP_5/DDR0_DQ SP_3

DDR2_DQSN_1/DDR0_DQSN_5/DDR0_ DQSN_3

DDR2_DQSP_0/DDR0_DQSP_4/DDR0_DQ SP_2

DDR2_DQSN_0/DDR0_DQSN_4/DDR0_ DQSN_2

DDR1_DQSP_1/DDR0_DQSP_3/DDR1_DQ SP_1

DDR1_DQSN_1/DDR0_DQSN_3/DDR1_ DQSN_1

DDR1_DQSP_0/DDR0_DQSP_2/DDR1_DQ SP_0

DDR1_DQSN_0/DDR0_DQSN_2/DDR1_ DQSN_0

DDR0_DQSP_1/DDR0_DQSP_1/DDR0_DQ SP_1

DDR0_DQSN_1/DDR0_DQSN_1/DDR0_ DQSN_1

DDR0_DQSP_0/DDR0_DQSP_0/DDR0_DQ SP_0

DDR0_DQSN_0/DDR0_DQSN_0/DDR0_ DQSN_0

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_ODT1/DDR1_CA0/DDR1_CA0/DDR1_ CA6
DDR0_ODT0/DDR1_CS0/DDR1_CA2/DDR1_ CA2

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_MA16/DDR1_CA4/DDR1_CA5/D DR1_CA1
DDR0_MA15/DDR1_CA3/DDR1_CA4/D DR1_CS1
DDR0_MA14/DDR1_CA2/DDR1_CA3/D DR1_CS0
DDR0_MA13/DDR1_CS1/DDR1_CS0/D DR1_CA3
DDR0_MA12/DDR2_CA1/DDR2_CA1/D DR2_CA5

DDR0_MA10/DDR3_CA1/DDR3_CA1/D DR3_CA5

DDR0_MA9/DDR2_CA0/DDR2_CA0/DDR2 _CA6
DDR0_MA8/DDR0_CA2/DDR0_CA3/DDR0 _CS0
DDR0_MA7/DDR0_CA4/DDR0_CA5/DDR0 _CA1
DDR0_MA6/DDR0_CA3/DDR0_CA4/DDR0 _CS1
DDR0_MA5/DDR0_CA5/DDR0_CA6/DDR0 _CA0
DDR0_MA4/DDR0_CS0/DDR0_CA2/DDR0 _CA2
DDR0_MA3/DDR0_CS1/DDR0_CS0/DDR0 _CA3
DDR0_MA2/DDR3_CS0/DDR3_CA2/DDR3 _CA2

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_BG1/DDR2_CA2/DDR2_CA3/DDR2_ CS0

DDR0_BG0/DDR2_CA3/DDR2_CA4/DDR2_ CS1

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_BA1/DDR1_CA5/DDR1_CA6/DDR1_CA0
DDR0_BA0/DDR3_CA0/DDR3_CA0/DDR3_CA6

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_ACT#/DDR2_CS1/DDR2_CS0/DDR2_CA3

DDR4/LP4/LP5/LP5 CMD Flip

DDR0_PAR/DDR3_CS1/DDR3_CS0/DDR3_CA3

DDR4_DRAMRST# [17,18]

C96574
*0.1u/6.3V_2

TIGER LAKE Processor DDR4/4X

NC/DDR2_CLK_N/DDR2_CLK_N/DDR2_C LK

NC/DDR1_CLK_N/DDR1_CLK_N/DDR1_C LK

NC/DDR3_CKE1/DDR3_WCK_N/D DR3_WCK

NC/DDR2_CKE1/DDR2_WCK_N/D DR2_WCK

NC/DDR1_CKE1/DDR1_WCK_N/D DR1_WCK

NC/DDR0_CKE1/DDR0_WCK_N/D DR0_WCK

DDR0_CS0/NC/DDR1_CS1/DDR1_CA4

NC/DDR0_CA0/DDR0_CA0/DDR0_CA6
NC/DDR0_CA1/DDR0_CA1/DDR0_CA5
NC/DDR2_CS0/DDR2_CA2/DDR2_CA2
NC/DDR3_CA5/DDR3_CA6/DDR3_CA0
NC/DDR3_CA4/DDR3_CA5/DDR3_CA1
NC/DDR3_CA3/DDR3_CA4/DDR3_CS1
NC/DDR3_CA2/DDR3_CA3/DDR3_CS0

DDR0_MA11/NC/DDR2_CS1/DDR2_CA4

DDR0_MA1/NC/DDR0_CS1/DDR0_CA4
DDR0_MA0/NC/DDR3_CS1/DDR3_CA4

DDR0_ALERT#

DDR0_VREF_CA

DDR_VTT_CTL

DRAM_RESET#

DDR_RCOMP

U6539D

DV24

RSVD_2

DW47

RSVD_3

DW49

RSVD_4

A48

RSVD_5

TGL_U_IP_EXT/BGA

4

BT42
BT41
BP52
BP53
CD42
CD41
CC52
CC53

BT45
BT47
BN51
BN53
CD45
CD47
CA51
CA53

BU52
BL50

CF42
CF47

CE53
CE50
BL53
BP47
BP42
BP45
BP44

BB44
BD44
BK44
BH44
BA51
BA50
BG51
BG50
CK44
CM44
CT44
CV44
CK51
CK50
CR51
CR50

CF44
CF45

CB47
CB44
CB45
CF41
BU53
BT51
BV42
BU50
BY53
CA50
BY52
BY50
CD51
CD53
BV47
CE52
BV41

BN50
BL52

CB42
BV44

BT53

BV45

AU50

?

AU49

E52
DV47
C49

M_A_DQSP7
M_A_DQSN7
M_A_DQSP6
M_A_DQSN6
M_A_DQSP5
M_A_DQSN5
M_A_DQSP4
M_A_DQSN4
M_A_DQSP3
M_A_DQSN3
M_A_DQSP2
M_A_DQSN2
M_A_DQSP1
M_A_DQSN1
M_A_DQSP0
M_A_DQSN0

M_A_RAS#
M_A_CAS#
M_A_WE#
M_A_A13
M_A_A12
M_A_A11
M_A_A10
M_A_A9
M_A_A8
M_A_A7
M_A_A6
M_A_A5
M_A_A4
M_A_A3
M_A_A2
M_A_A1
M_A_A0

DDR_VTT_CTRL
DRAM_RESET#
DDR_RCOMP0

M_A_CLKP1 [17]
M_A_CLKN1 [17]

M_A_CLKP0 [17]
M_A_CLKN0 [17]

M_A_CKE1 [17]
M_A_CKE0 [17]

M_A_CS#1 [17]
M_A_CS#0 [17]

M_A_DQSP7 [17]
M_A_DQSN7 [17]
M_A_DQSP6 [17]
M_A_DQSN6 [17]
M_A_DQSP5 [17]
M_A_DQSN5 [17]
M_A_DQSP4 [17]
M_A_DQSN4 [17]
M_A_DQSP3 [17]
M_A_DQSN3 [17]
M_A_DQSP2 [17]
M_A_DQSN2 [17]
M_A_DQSP1 [17]
M_A_DQSN1 [17]
M_A_DQSP0 [17]
M_A_DQSN0 [17]

M_A_DIM0_ODT1 [17]
M_A_DIM0_ODT0 [17]

M_A_RAS# [17]
M_A_CAS# [17]
M_A_WE# [17]
M_A_A13 [17]
M_A_A12 [17]
M_A_A11 [17]
M_A_A10 [17]
M_A_A9 [17]
M_A_A8 [17]
M_A_A7 [17]
M_A_A6 [17]
M_A_A5 [17]
M_A_A4 [17]
M_A_A3 [17]
M_A_A2 [17]
M_A_A1 [17]
M_A_A0 [17]

M_A_BG#1 [1 7]
M_A_BG#0 [1 7]

M_A_BS#1 [17]
M_A_BS#0 [17]

M_A_ACT# [1 7]

M_A_PARITY [17]

M_A_ALERT# [1 7]
SM_VREF [17]

R68249 100_1%_2

DDR_VTT_CTRL

R68254 10K_1%_2

3

M_B_DQ7[18]
M_B_DQ6[18]
M_B_DQ5[18]
M_B_DQ4[18]
M_B_DQ3[18]
M_B_DQ2[18]
M_B_DQ1[18]
M_B_DQ0[18]
M_B_DQ15[18]
M_B_DQ14[18]
M_B_DQ13[18]
M_B_DQ12[18]
M_B_DQ11[18]
M_B_DQ10[18]
M_B_DQ9[18]
M_B_DQ8[18]
M_B_DQ23[18]
M_B_DQ22[18]
M_B_DQ21[18]
M_B_DQ20[18]
M_B_DQ19[18]
M_B_DQ18[18]
M_B_DQ17[18]
M_B_DQ16[18]
M_B_DQ31[18]
M_B_DQ30[18]
M_B_DQ29[18]
M_B_DQ28[18]
M_B_DQ27[18]
M_B_DQ26[18]
M_B_DQ25[18]
M_B_DQ24[18]
M_B_DQ39[18]
M_B_DQ38[18]
M_B_DQ37[18]
M_B_DQ36[18]
M_B_DQ35[18]
M_B_DQ34[18]
M_B_DQ33[18]
M_B_DQ32[18]
M_B_DQ47[18]
M_B_DQ46[18]
M_B_DQ45[18]
M_B_DQ44[18]
M_B_DQ43[18]
M_B_DQ42[18]
M_B_DQ41[18]
M_B_DQ40[18]
M_B_DQ55[18]
M_B_DQ54[18]
M_B_DQ53[18]
M_B_DQ52[18]
M_B_DQ51[18]
M_B_DQ50[18]
M_B_DQ49[18]
M_B_DQ48[18]
M_B_DQ63[18]
M_B_DQ62[18]
M_B_DQ61[18]
M_B_DQ60[18]
M_B_DQ59[18]
M_B_DQ58[18]
M_B_DQ57[18]
M_B_DQ56[18]

R68256
100K_1%_2

M_B_DQ7
M_B_DQ6
M_B_DQ5
M_B_DQ4
M_B_DQ3
M_B_DQ2
M_B_DQ1
M_B_DQ0
M_B_DQ15
M_B_DQ14
M_B_DQ13
M_B_DQ12
M_B_DQ11
M_B_DQ10
M_B_DQ9
M_B_DQ8
M_B_DQ23
M_B_DQ22
M_B_DQ21
M_B_DQ20
M_B_DQ19
M_B_DQ18
M_B_DQ17
M_B_DQ16
M_B_DQ31
M_B_DQ30
M_B_DQ29
M_B_DQ28
M_B_DQ27
M_B_DQ26
M_B_DQ25
M_B_DQ24
M_B_DQ39
M_B_DQ38
M_B_DQ37
M_B_DQ36
M_B_DQ35
M_B_DQ34
M_B_DQ33
M_B_DQ32
M_B_DQ47
M_B_DQ46
M_B_DQ45
M_B_DQ44
M_B_DQ43
M_B_DQ42
M_B_DQ41
M_B_DQ40
M_B_DQ55
M_B_DQ54
M_B_DQ53
M_B_DQ52
M_B_DQ51
M_B_DQ50
M_B_DQ49
M_B_DQ48
M_B_DQ63
M_B_DQ62
M_B_DQ61
M_B_DQ60
M_B_DQ59
M_B_DQ58
M_B_DQ57
M_B_DQ56

+3V_S5+3V_S5 +3V

R68250
10K_1%_2

2

Q6582
METR3904-G

1 3

2

DDR CHANNEL B

U6539C

LP4-LP5(NIL)/DDR4 (NIL)/DDR4 (IL)

AL53

DDR4_DQ0_7/DDR1_DQ0_7/D DR0_DQ4_7

AL52

DDR4_DQ0_6/DDR1_DQ0_6/D DR0_DQ4_6

AL50

DDR4_DQ0_5/DDR1_DQ0_5/D DR0_DQ4_5

AL49

DDR4_DQ0_4/DDR1_DQ0_4/D DR0_DQ4_4

AP53

DDR4_DQ0_3/DDR1_DQ0_3/D DR0_DQ4_3

AP52

DDR4_DQ0_2/DDR1_DQ0_2/D DR0_DQ4_2

AP50

DDR4_DQ0_1/DDR1_DQ0_1/D DR0_DQ4_1

AP49

DDR4_DQ0_0/DDR1_DQ0_0/D DR0_DQ4_0

AF53

DDR4_DQ1_7/DDR1_DQ1_7/D DR0_DQ5_7

AF52

DDR4_DQ1_6/DDR1_DQ1_6/D DR0_DQ5_6

AF50

DDR4_DQ1_5/DDR1_DQ1_5/D DR0_DQ5_5

AF49

DDR4_DQ1_4/DDR1_DQ1_4/D DR0_DQ5_4

AH53

DDR4_DQ1_3/DDR1_DQ1_3/D DR0_DQ5_3

AH52

DDR4_DQ1_2/DDR1_DQ1_2/D DR0_DQ5_2

AH50

DDR4_DQ1_1/DDR1_DQ1_1/D DR0_DQ5_1

AH49

DDR4_DQ1_0/DDR1_DQ1_0/D DR0_DQ5_0

AR41

DDR5_DQ0_7/DDR1_DQ2_7/D DR1_DQ4_7

AV42

DDR5_DQ0_6/DDR1_DQ2_6/D DR1_DQ4_6

AR42

DDR5_DQ0_5/DDR1_DQ2_5/D DR1_DQ4_5

AV41

DDR5_DQ0_4/DDR1_DQ2_4/D DR1_DQ4_4

AR45

DDR5_DQ0_3/DDR1_DQ2_3/D DR1_DQ4_3

AV45

DDR5_DQ0_2/DDR1_DQ2_2/D DR1_DQ4_2

AR47

DDR5_DQ0_1/DDR1_DQ2_1/D DR1_DQ4_1

AV47

DDR5_DQ0_0/DDR1_DQ2_0/D DR1_DQ4_0

AJ41

DDR5_DQ1_7/DDR1_DQ3_7/D DR1_DQ5_7

AJ42

DDR5_DQ1_6/DDR1_DQ3_6/D DR1_DQ5_6

AL41

DDR5_DQ1_5/DDR1_DQ3_5/D DR1_DQ5_5

AL42

DDR5_DQ1_4/DDR1_DQ3_4/D DR1_DQ5_4

AJ45

DDR5_DQ1_3/DDR1_DQ3_3/D DR1_DQ5_3

AJ47

DDR5_DQ1_2/DDR1_DQ3_2/D DR1_DQ5_2

AL45

DDR5_DQ1_1/DDR1_DQ3_1/D DR1_DQ5_1

AL47

DDR5_DQ1_0/DDR1_DQ3_0/D DR1_DQ5_0

A43

DDR6_DQ0_7/DDR1_DQ4_7/D DR0_DQ6_7

B43

DDR6_DQ0_6/DDR1_DQ4_6/D DR0_DQ6_6

D43

DDR6_DQ0_5/DDR1_DQ4_5/D DR0_DQ6_5

E44

DDR6_DQ0_4/DDR1_DQ4_4/D DR0_DQ6_4

A46

DDR6_DQ0_3/DDR1_DQ4_3/D DR0_DQ6_3

B46

DDR6_DQ0_2/DDR1_DQ4_2/D DR0_DQ6_2

D46

DDR6_DQ0_1/DDR1_DQ4_1/D DR0_DQ6_1

E47

DDR6_DQ0_0/DDR1_DQ4_0/D DR0_DQ6_0

E38

DDR6_DQ1_7/DDR1_DQ5_7/D DR0_DQ7_7

D38

DDR6_DQ1_6/DDR1_DQ5_6/D DR0_DQ7_6

B38

DDR6_DQ1_5/DDR1_DQ5_5/D DR0_DQ7_5

A38

DDR6_DQ1_4/DDR1_DQ5_4/D DR0_DQ7_4

E41

DDR6_DQ1_3/DDR1_DQ5_3/D DR0_DQ7_3

D40

DDR6_DQ1_2/DDR1_DQ5_2/D DR0_DQ7_2

B40

DDR6_DQ1_1/DDR1_DQ5_1/D DR0_DQ7_1

A40

DDR6_DQ1_0/DDR1_DQ5_0/D DR0_DQ7_0

G42

DDR7_DQ0_7/DDR1_DQ6_7/D DR1_DQ6_7

G41

DDR7_DQ0_6/DDR1_DQ6_6/D DR1_DQ6_6

J41

DDR7_DQ0_5/DDR1_DQ6_5/D DR1_DQ6_5

J42

DDR7_DQ0_4/DDR1_DQ6_4/D DR1_DQ6_4

G45

DDR7_DQ0_3/DDR1_DQ6_3/D DR1_DQ6_3

J45

DDR7_DQ0_2/DDR1_DQ6_2/D DR1_DQ6_2

G47

DDR7_DQ0_1/DDR1_DQ6_1/D DR1_DQ6_1

J47

DDR7_DQ0_0/DDR1_DQ6_0/D DR1_DQ6_0

G38

DDR7_DQ1_7/DDR1_DQ7_7/D DR1_DQ7_7

G36

DDR7_DQ1_6/DDR1_DQ7_6/D DR1_DQ7_6

H36

DDR7_DQ1_5/DDR1_DQ7_5/D DR1_DQ7_5

H38

DDR7_DQ1_4/DDR1_DQ7_4/D DR1_DQ7_4

N36

DDR7_DQ1_3/DDR1_DQ7_3/D DR1_DQ7_3

L36

DDR7_DQ1_2/DDR1_DQ7_2/D DR1_DQ7_2

L38

DDR7_DQ1_1/DDR1_DQ7_1/D DR1_DQ7_1

N38

DDR7_DQ1_0/DDR1_DQ7_0/D DR1_DQ7_0

TGL_U_IP_EXT/BGA

R68251
*10K_1%_2

3

Q6583
2N7002KTB

1

R68940
10K_1%_2

R68255
100K_1%_2

2

DDR1_CLK_P1/DDR7_CLK_P/DDR7_CLK_ P/DDR7_CLK_P

DDR1_CLK_P0/DDR4_CLK_P/DDR4_CLKP/DDR 4_CLK_P

DDR_VTTT_PG_CTRL [52]

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_CLK_N1/DDR7_CLK_N/DDR7_C LK_N/DDR7_CLK

NC/DDR6_CLK_P/DDR6_CLK_P/DDR6_CLK_ P

NC/DDR6_CLK_N/DDR6_CLK_N/DDR6_C LK

NC/DDR5_CLK_P/DDR5_CLK_P/DDR5_CLK_ P

NC/DDR5_CLK_N/DDR5_CLK_N/DDR5_C LK

DDR1_CLK_N0/DDR4_CLK_N/DDR4_C LK_N/DDR4_CLK

DDR4/LP4/LP5/LP5 CMD Flip

NC/DDR7_CKE0/DDR7_WCK_P/DDR 7_WCK_P

NC/DDR7_CKE1/DDR7_WCK_N/D DR7_WCK

NC/DDR6_CKE0/DDR6_WCK_P/DDR 6_WCK_P

NC/DDR6_CKE1/DDR6_WCK_N/D DR6_WCK

NC/DDR5_CKE0/DDR5_WCK_P/DDR 5_WCK_P

NC/DDR5_CKE1/DDR5_WCK_N/D DR5_WCK

NC/DDR4_CKE0/DDR4_WCK_P/DDR 4_WCK_P

NC/DDR4_CKE1/DDR4_WCK_N/D DR4_WCK

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_CKE1/DDR6_CA4/DDR6_CA5/DDR6_C A1
DDR1_CKE0/DDR6_CA5/DDR6_CA6/DDR6_C A0

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_CS1/DDR5_CA1/DDR4_CA1/DDR4_ CA5

DDR1_CS0/NC/DDR4_CS1/DDR4_CA4

DDR4/LP4/LP5/LP5 CMD Flip

NC/DDR7_CA5/DDR7_CA6/DDR7_CA0
NC/DDR7_CA4/DDR7_CA5/DDR7_CA1
NC/DDR7_CA3/DDR7_CA4/DDR7_CS1
NC/DDR7_CA2/DDR7_CA3/DDR7_CS0
NC/DDR6_CS0/DDR6_CA2/DDR6_CA2
NC/DDR4_CA1/DDR4_CA1/DDR4_CA5
NC/DDR4_CA0/DDR4_CA0/DDR4_CA6

LP4-LP5(NIL)/DDR4 (NIL)/DDR4 (IL)

DDR7_DQSP_1/DDR1_DQSP_7/DDR1_DQ SP_7

DDR7_DQSN_1/DDR1_DQSN_7/DDR1_ DQSN_7

DDR7_DQSP_0/DDR1_DQSP_6/DDR1_DQ SP_6

DDR7_DQSN_0/DDR1_DQSN_6/DDR1_ DQSN_6

DDR6_DQSP_1/DDR1_DQSP_5/DDR0_DQ SP_7

DDR6_DQSN_1/DDR1_DQSN_5/DDR0_ DQSN_7

DDR6_DQSP_0/DDR1_DQSP_4/DDR0_DQ SP_6

DDR6_DQSN_0/DDR1_DQSN_4/DDR0_ DQSN_6

DDR5_DQSP_1/DDR1_DQSP_3/DDR1_DQ SP_5

DDR5_DQSN_1/DDR1_DQSN_3/DDR1_ DQSN_5

DDR5_DQSP_0/DDR1_DQSP_2/DDR1_DQ SP_4

DDR5_DQSN_0/DDR1_DQSN_2/DDR1_ DQSN_4

DDR4_DQSP_1/DDR1_DQSP_1/DDR0_DQ SP_5

DDR4_DQSN_1/DDR1_DQSN_1/DDR0_ DQSN_5

DDR4_DQSP_0/DDR1_DQSP_0/DDR0_DQ SP_4

DDR4_DQSN_0/DDR1_DQSN_0/DDR0_ DQSN_4

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_ODT1/DDR5_CA0/DDR5_CA0/DDR5_ CA6
DDR1_ODT0/DDR5_CS0/DDR5_CA2/DDR5_ CA2

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_MA16/DDR5_CA4/DDR5_CA5/D DR5_CA1
DDR1_MA15/DDR5_CA3/DDR5_CA4/D DR5_CS1
DDR1_MA14/DDR5_CA2/DDR5_CA3/D DR5_CS0
DDR1_MA13/DDR5_CS1/DDR5_CS0/D DR5_CA3
DDR1_MA12/DDR6_CA1/DDR6_CA1/D DR6_CA5

DDR1_MA11/NC/DDR6_CS1/DDR6_CA4

DDR1_MA10/DDR7_CA1/DDR7_CA1/D DR7_CA5

DDR1_MA9/DDR6_CA0/DDR6_CA0/DDR6 _CA6
DDR1_MA8/DDR4_CA2/DDR4_CA3/DDR4 _CS0
DDR1_MA7/DDR4_CA4/DDR4_CA5/DDR4 _CA1
DDR1_MA6/DDR4_CA3/DDR4_CA4/DDR4 _CS1
DDR1_MA5/DDR4_CA5/DDR4_CA6/DDR4 _CA0
DDR1_MA4/DDR4_CS0/DDR4_CA2/DDR4 _CA2
DDR1_MA3/DDR4_CS1/DDR4_CS0/DDR4 _CA3
DDR1_MA2/DDR7_CS0/DDR7_CA2/DDR7 _CA2

DDR1_MA1/NC/DDR4_CS1/DDR4_CA4
DDR1_MA0/NC/DDR7_CS1/DDR7_CA4

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_BG1/DDR6_CA2/DDR6_CA3/DDR6_ CS0
DDR1_BG0/DDR6_CA3/DDR6_CA4/DDR6_ CS1

DDR4/LP4/LP5/LP5 CMD Flip

DDR1_BA1/DDR5_CA5/DDR5_CA6/DDR5_CA0
DDR1_BA0/DDR7_CA0/DDR7_CA0/DDR7_CA6

DDR1_ACT#/DDR6_CS1/DDR6_CS0/DDR6_CA3

DDR1_PAR/DDR7_CS1/DDR7_CS0/DDR7_CA3

DDR1_ALERT#

DDR1_VREF_CA

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 2/14 (LPDDR4 I/F)

Date: Sheet of

Date: Sheet of

Date: Sheet of

03

R41
R42
M52
M53
AC42
AC41
Y52
Y53

R47
R45
K51
K53
AC47
AC45
W51
W53

P52
J50

AE42
AE47

N42
N45
N44
N47
J53
AC50
AC53

K36
K38
G44
J44
D39
C39
C45
D45
AJ44
AL44
AV44
AR44
AG51
AG50
AN51
AN50

AE44
AE45

AA47
AA44
AA45
AE41
P53
N51
U42
P50
U53
W50
U52
U50
AA51
AA53
U47
AC52
U41

K50
J52

AA42
U44

N53

U45

AU53
AU52

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

M_B_DQSP7
M_B_DQSN7
M_B_DQSP6
M_B_DQSN6
M_B_DQSP5
M_B_DQSN5
M_B_DQSP4
M_B_DQSN4
M_B_DQSP3
M_B_DQSN3
M_B_DQSP2
M_B_DQSN2
M_B_DQSP1
M_B_DQSN1
M_B_DQSP0
M_B_DQSN0

M_B_A13
M_B_A12
M_B_A11
M_B_A10
M_B_A9
M_B_A8
M_B_A7
M_B_A6
M_B_A5
M_B_A4
M_B_A3
M_B_A2
M_B_A1
M_B_A0

1

M_B_CLKP1 [18]
M_B_CLKN1 [18]

M_B_CLKP0 [18]
M_B_CLKN0 [18]

M_B_CKE1 [18]
M_B_CKE0 [18]

M_B_CS#1 [18]
M_B_CS#0 [18]

M_B_DQSP7 [18]
M_B_DQSN7 [18]
M_B_DQSP6 [18]
M_B_DQSN6 [18]
M_B_DQSP5 [18]
M_B_DQSN5 [18]
M_B_DQSP4 [18]
M_B_DQSN4 [18]
M_B_DQSP3 [18]
M_B_DQSN3 [18]
M_B_DQSP2 [18]
M_B_DQSN2 [18]
M_B_DQSP1 [18]
M_B_DQSN1 [18]
M_B_DQSP0 [18]
M_B_DQSN0 [18]

M_B_DIM0_ODT1 [18]
M_B_DIM0_ODT0 [18]

M_B_RAS# [18]
M_B_CAS# [18]
M_B_WE# [18]
M_B_A13 [18]
M_B_A12 [18]
M_B_A11 [18]
M_B_A10 [18]
M_B_A9 [18]
M_B_A8 [18]
M_B_A7 [18]
M_B_A6 [18]
M_B_A5 [18]
M_B_A4 [18]
M_B_A3 [18]
M_B_A2 [18]
M_B_A1 [18]
M_B_A0 [18]

M_B_BG#1 [1 8]
M_B_BG#0 [1 8]

M_B_BS#1 [18]
M_B_BS#0 [18]

M_B_ACT# [1 8]

M_B_PARITY [18]

M_B_ALERT# [1 8]

SMDDR_VREF_DQ1_M3 [18]

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

3 62Tuesday, October 06, 2020

3 62Tuesday, October 06, 2020

3 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

04

D D

+VCCSTG_TERM

+VCCST

EC_PECI[33]

H_PROCHOT#[14,33,50,53]

DBG_PMODE[10]

HDD_MS_PWR_E N_GPPB4[31]

TP13365

C C

M.2_UART_BT_WAKE[32]

B B

+3V_S5

THERMTRIP# (50ohm)
Trace Length: 1.1~12 inches

TBT_FORCE_PWR[35,36]

R69033 *0_5%_2

R69034 10K_1%_2

IMVP_PWRGD[13,53]

R825 *100K_1%_2

SYS_SHDN#[33,51,55]

PM_THRMTRIP#[17,18,46]

H_PROCHOT# PROCHOT#_CPU

GPU_EVENT#[22]

GPP_H2[15]
GPP_H1[15]
GPP_H0[15]

+VCCST

3

Q85

2

DMG301NU-7

1

R821
1K_1%_2

Q86
METR3904-G

2

R68260 499_1%_2

R68686 *Short_0201

13

R68257 1K _1%_2

R68262 49.9_1%_2
R68264 49.9_1%_2

R822
1K_1%_2

PM_THRMTRIP#

H_CATERR#

PM_THRMTRIP#

CPU_POPI_RCOMP
PCH_OPI_RCOMP

TBT_FORCE_PWR_GPPB3

GPU_EVENT#

U6539U

M7

CATERR#

BK9

PECI

E2

PROCHOT#

M5

THRMTRIP#

CT39

PROC_POPIRCOMP

CB9

PCH_OPIRCOMP

CW12

TP_1

CM39

TP_2

DF4

DBG_PMODE

DB42

GPP_B4/CPU_GP3

DB41

GPP_B3/CPU_GP2

DF8

GPP_E7/CPU_GP1

DU5

GPP_E3/CPU_GP0

DF31

GPP_H2

DV32

GPP_H1

DW32

GPP_H0

DJ27

GPP_H19/TIME_SYNC0

TGL_U_IP_EXT/BGA

3V

EAR_N_TEST_NCTF

3V 3V

PROC_TRST#

PROC_TMS
PROC_TDO

PROC_TDI

PROC_TCK

PCH_JTAGX

PCH_TMS
PCH_TDO

PCH_TDI

PCH_TCK

PCH_TRST#

PROC_PREQ#
PROC_PRDY#

GPP_F7
GPP_F9

GPP_F10

XDP_TRST#

K4

XDP_TMS_CPU

B9

XDP_TDO_CPU

D12

XDP_TDI_CPU

A12

XDP_TCK

B6

PCH_JTAGX XDP_TCK

D8

PCH_TMS XDP_TMS_CPU

A9

PCH_TDO XDP_TDO_CPU

E12

PCH_TDI XDP_TDI_CPU

B12

PCH_TCK

A7

PCH_TRST# XDP_TRST#

H4

CPU_PREQ#

C11

CPU_PRDY#

D11

CPU_EAR

G1

DT15
DR15
DT14

CPU_EAR

Stall CPU reset sequence
until de-asserted:

- 1 = (Default) Normal
Operation; No stall.

- 0 = Stall

TP13242
TP13243
TP13244
TP13245
TP13246

TP13247

TP13249
TP13250

+VCCSTG

R68265 *Short_0201
R68267 *Short_0201
R68268 *Short_0201
R68269 *Short_0201

R68271 *Short_0201

GPP_F7 [10]

GPP_F10 [10]

R68277
1K_1%_2

R68279
*1K_1%_2

H_PROCHOT#

PCH_TMS

PCH_TDO

PCH_TDI

CPU_PREQ#

XDP_TCK

PCH_TRST#

PCH_TCK

GPU_EVENT#

R68259 1K _1%_2

R68261 *51_1%_2

R68263 51_1 %_2

R68266 *51_1%_2

R68270 *51_1%_2

R68274 51_1 %_2

R68275 *51_1%_2

R68276 *51_1%_2

R68278 *10K_ 1%_2

+VCCSTG

R69058
*0_5%_4

Reserve
for check
list

+3V

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 3/14 (CPU MISC/JTA)

Date: Sheet of

Date: Sheet of

5

4

3

2

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

4 62Tuesday, October 06, 2020

4 62Tuesday, October 06, 2020

4 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

4

3

2

1

+VCCIN: 65A

05

AY39

BA10
BA40
BB39

BC10
BC40
BD39

BD9
BE10
BE40

BF9
BG10
BG40
BH12
BH39

BH9
BJ10
BJ40
BK39
BL10
BL40

BM39
BN40

BP12
BP39

BR10
BR40

BT12
BT39

BU10
BU40

BV12
BY12

CA10
CB12

D24

D26

D29

D30

D33

D35

G24

G26

G30

A24
A26
A29
A30
A33
A35

B24
B26
B29
B30
B33
B35

BB9

E24
E26
E27
E29
E30
E32
E33

G2

U6539M

VCCIN_1
VCCIN_2
VCCIN_3
VCCIN_4
VCCIN_5
VCCIN_6
VCCIN_7
VCCIN_8
VCCIN_9
VCCIN_10
VCCIN_11
VCCIN_12
VCCIN_13
VCCIN_14
VCCIN_15
VCCIN_16
VCCIN_17
VCCIN_18
VCCIN_19
VCCIN_20
VCCIN_21
VCCIN_22
VCCIN_23
VCCIN_24
VCCIN_25
VCCIN_26
VCCIN_27
VCCIN_28
VCCIN_29
VCCIN_30
VCCIN_31
VCCIN_32
VCCIN_33
VCCIN_34
VCCIN_35
VCCIN_36
VCCIN_37
VCCIN_38
VCCIN_39
VCCIN_40
VCCIN_41
VCCIN_42
VCCIN_43
VCCIN_44
VCCIN_45
VCCIN_46
VCCIN_47
VCCIN_48
VCCIN_49
VCCIN_50
VCCIN_51
VCCIN_52
VCCIN_53
VCCIN_54
VCCIN_55
VCCIN_56
VCCIN_57
VCCIN_58
VCCIN_59
VCCIN_60
VCCIN_61
VCCIN_62
VCCIN_63
VCCIN_64
VCCIN_65

TGL_U_IP_EXT/BGA

VCCIN_66
VCCIN_67
VCCIN_68
VCCIN_69
VCCIN_70
VCCIN_71
VCCIN_72
VCCIN_73
VCCIN_74
VCCIN_75
VCCIN_76
VCCIN_77
VCCIN_78
VCCIN_79
VCCIN_80
VCCIN_81
VCCIN_82
VCCIN_83
VCCIN_84
VCCIN_85
VCCIN_86
VCCIN_87
VCCIN_88
VCCIN_89
VCCIN_90
VCCIN_91
VCCIN_92
VCCIN_93
VCCIN_94
VCCIN_95
VCCIN_96
VCCIN_97
VCCIN_98

VCCIN_99
VCCIN_100
VCCIN_101
VCCIN_102
VCCIN_103
VCCIN_104
VCCIN_105
VCCIN_106
VCCIN_107
VCCIN_108
VCCIN_109
VCCIN_110
VCCIN_111

VCCIN_SENSE
VSSIN_SENSE

VIDSOUT

VIDSCK

VIDALERT#

+VCCIN

D D

C C

B B

+VCCIN

G32
H24
H26
H30
H32
J1
J2
K1
K2
K24
K26
K30
K32
L24
L26
L30
L32
N24
N26
N30
N32
P24
P26
P28
P30
P32
T21
T23
T25
T27
T31
U23
U27
U29
U31
U33
V23
V25
V27
V29
V31
V33
W22
W24
W28
W32

R38
R37

CPU_SVID_DAT

M12

CPU_SVID_CLK

M11

CPU_VIDALERT#

P12

CPU_VIDALERT#

CPU_SVID_CLK

CPU_SVID_DAT

Backside Cap

C96575 10u/6.3V_4

C96588 10u/6.3V_4

C96590 10u/6.3V_4

C96580 10u/6.3V_4

C96582 10u/6.3V_4

C96585 10u/6.3V_4

C96595 10u/6.3V_4

C96598 10u/6.3V_4

C96603 10u/6.3V_4

C96606 10u/6.3V_4

C96609 10u/6.3V_4

C96611 10u/6.3V_4

C96614 *10u/6.3V_4

C96617 *10u/6.3V_4

C96620 *10u/6.3V_4

C96623 *10u/6.3V_4

C96627 *10u/6.3V_4

C96630 *10u/6.3V_4

C96633 *10u/6.3V_4

C96636 *10u/6.3V_4

VCCSENSE [53 ]
VSSSENSE [53]

R68285 *Short_0201

R68286 *Short_0201

R68287 *Short_0201

C96587 22u/6.3V_6

C96577 22u/6.3V_6

C96579 22u/6.3V_6

C96593 22u/6.3V_6

C96583 22u/6.3V_6

C96594 22u/6.3V_6

C96596 22u/6.3V_6

C96604 22u/6.3V_6

C96607 22u/6.3V_6

C96613 *1u/10V_2

C96616 *1u/10V_2

C96619 *1u/10V_2

C96622 *1u/10V_2

C96626 *1u/10V_2

C96629 *1u/10V_2

C96632 *1u/10V_2

C96635 *1u/10V_2

C96638 *1u/10V_2

C96640 *1u/10V_2

C96642 *1u/10V_2

C96645 *1u/10V_2

+VCCST

R68283

56.2_1%_2

C96576 *10u/6.3V_4

C96578 *10u/6.3V_4

C96591 *10u/6.3V_4

C96581 *10u/6.3V_4

C96584 *10u/6.3V_4

C96586 *10u/6.3V_4

C96597 *10u/6.3V_4

C96600 *10u/6.3V_4

C96605 *10u/6.3V_4

C96608 *10u/6.3V_4

C96610 10u/6.3V_4

C96612 *10u/6.3V_4

C96615 *10u/6.3V_4

C96618 *10u/6.3V_4

C96621 10u/6.3V_4

C96624 *10u/6.3V_4

C96628 10u/6.3V_4

C96631 *10u/6.3V_4

C96634 *10u/6.3V_4

C96637 *10u/6.3V_4

C96639 10u/6.3V_4

C96641 10u/6.3V_4

C96644 10u/6.3V_4

C96646 *10u/6.3V_4

C96647 *10u/6.3V_4

R68284
100_1%_2

VR_SVID_ALERT# [53]

VR_SVID_CLK [53]

VR_SVID_DATA [53 ]

+1.2VSUS: 1.5A

+1.2VSUS

AA39
AB40
AC39
AD40
AD51
AD52
AE39
AF40

AG39

AH40

AJ39
AK40
AK51
AK52

AL39

AM40

AN39
AP40
AR39
AT52
AU40

AW40
AW51
AW52

BD51
BD52
BK51
BK52
BV51
BV52
CA40

CC40
CC49
CC50

CE40

CG40
CH39

CJ40
CL40

CN40

CP47

CR40

U6539O

VDD2_1
VDD2_2
VDD2_3
VDD2_4
VDD2_5
VDD2_6
VDD2_7
VDD2_8
VDD2_9
VDD2_10
VDD2_11
VDD2_12
VDD2_13
VDD2_14
VDD2_15
VDD2_16
VDD2_17
VDD2_18
VDD2_19
VDD2_20
VDD2_21
VDD2_22
VDD2_23
VDD2_24
VDD2_25
VDD2_26
VDD2_27
VDD2_28
VDD2_29
VDD2_30
VDD2_31
VDD2_32
VDD2_33
VDD2_34
VDD2_35
VDD2_36
VDD2_37
VDD2_38
VDD2_39
VDD2_40
VDD2_41
VDD2_42

D50

VDD2_43

E51

VDD2_44

F49

VDD2_45

T51

VDD2_46

T52

VDD2_47

TGL_U_IP_EXT/BGA

VCCSTG_OUT_1

VCCSTG_1
VCCSTG_2

VCCSTG_OUT_2
VCCSTG_OUT_3
VCCSTG_OUT_4

VCCION_OUT

VCCSTG_OUT_LGC

VCCST_1
VCCST_2
VCCST_3

VCCSTG_3
VCCSTG_4
VCCSTG_5

AF9
AF12
AD12

AN10
AM9
AG10

V15

M9

BT2
BT1
BT4

BP2
BP1
BP4

C96589 1u/10V_2

C96592 *1u/10V_2

+VCCSTG_OUT_LGC

500mA

300mA

+VCCSTG_OUT_FUSE +VCCSTG_FUSE

R68280 *Short_0402

C96601 1u/10V_2C96599 22u/6.3V_6

C96602 *1u/10V_2

+VCCFPGM +VCCSTG_OUT_FUSE

R68281 *Short_0402

C96625
1u/10V_2

R68282 *Short_0402

+VCCSTG_OUT_FUSE
+VCCSTG_FUSE

+VCCFPGM

+VCCIO_OUT

+VCCSTG_TERM

+VCCST

+VCCSTG

C96643
1u/10V_2

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

5

PROJECT :

PROJECT :

Size Document N umber Rev

Size Document N umber Rev

Size Document N umber Rev

TGL-U 4/14 (VCCIN/VDDQ)

Date: Sheet o f

Date: Sheet o f

4

3

2

Date: Sheet o f

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

5 62Tuesday, October 06, 2020

5 62Tuesday, October 06, 2020

5 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

06

D D

U6539F

CNVI_EN[32]
GPP_B18[10]

ACZ_SPKR[10,26,33]

INT_RF_OFF#_L[32]

SIO_EXT_SCI#[33]

TO SENSOR HUB
TO TP

C C

BIOS UART Log

TO TP

TO SENSOR HUB

TO NFC

B B

ACCEL_INTA[41]
TPD_INT#[29]

TP13399
TP13400

TPM_PIRQ#[30]

TP13251

I2C1_CLK_TP[29]
I2C1_DATA_TP[29]

I2C3_SCL_NFC[43]
I2C3_SDA_NFC[43]

TP13252

TP13371
TP13372

ACCEL_INTA

TPD_INT#

I2C1_CLK_TP

I2C1_DATA_TP

I2C2_SCL_SEN_HUB

I2C2_SDA_SEN_HUB

WLAN_PCIE_W AKE#[32]

I2C2_SCL_SEN_HUB[41]
I2C2_SDA_SEN_HUB[41]

CNV_MFUART2_TXD[32]

CNV_MFUART2_RXD[32]

ACCEL_INTA
TPD_INT#

UART1_TXD
UART1_RXD

UART2_TXD
UART2_RXD

I2C0_SCL_TS
I2C0_SDA_TS

I2C1_CLK_TP
I2C1_DATA_TP

I2C2_SCL_SEN_HUB
I2C2_SDA_SEN_HUB

I2C3_SCL_NFC
I2C3_SDA_NFC

R68947 *0_5%_2
R68948 *0_5%_2

R68747 2.2K_5%_2

R68737 2.2K_5%_2

R68738 2.2K_5%_2

R68739 2.2K_5%_2

R68742 2.2K_5%_2

R68743 2.2K_5%_2

DC53

GPP_B16/GSPI0_CLK

DA51

GPP_B18/GSPI0_MOSI

DC49

GPP_B17/GSPI0_MISO

DC50

GPP_B14/SPKR/TIME_ SYNC1/GSPI0_CS1#

DC52

GPP_B15/GSPI0_CS0#

CY49

GPP_B20/GSPI1_CLK

CY53

GPP_B22/GSPI1_MOSI

CY52

GPP_B21/GSPI1_MISO

DA50

GPP_B19/GSPI1_CS0#

DV21

GPP_C9/UART0_TXD

DT21

GPP_C8/UART0_RXD

DR21

GPP_C11/UART0_CTS#

DW21

GPP_C10/UART0_RTS#

DV19

GPP_C13/UART1_TXD/ ISH_UART1_TXD

DT19

GPP_C12/UART1_RXD /ISH_UART1_RXD

DR18

GPP_C15/UART1_CTS# /ISH_UART1_CTS#

DU19

GPP_C14/UART1_RTS# /ISH_UART1_RTS#

DJ21

GPP_C21/UART2_TXD

DG23

GPP_C20/UART2_RXD

DJ19

GPP_C23/UART2_CTS#

DF21

GPP_C22/UART2_RTS#

DV18

GPP_C17/I2C0_SCL

DW18

GPP_C16/I2C0_SDA

DJ23

GPP_C19/I2C1_SCL

DT18

GPP_C18/I2C1_SDA

DJ29

GPP_H5/I2C2_SCL

DJ31

GPP_H4/I2C2_SDA

DF29

GPP_H7/I2C3_SCL

DG29

GPP_H6/I2C3_SDA

DF25

GPP_H9/I2C4_SCL/CNV _MFUART2_TXD

DF27

GPP_H8/I2C4_SDA/CN V_MFUART2_RXD

TGL_U_IP_EXT/BGA

+3V_S5

3V

3V

3V

3V

GPP_D15/ISH_UART0_RT S#/GSPI2_CS1#/IMGCLKOUT5

3V

GPP_B10/I2C5_SCL/ISH_I2C2_SC L

GPP_B9/I2C5_SDA/ISH_I2C2_S DA

3V

3V

GPP_D14/ISH_UART0_TXD
GPP_D13/ISH_UART0_RX D

GPP_D16/ISH_UART0_CT S#

GPP_B6/ISH_I2C0_SCL
GPP_B5/ISH_I2C0_SDA

GPP_B8/ISH_I2C1_SCL
GPP_B7/ISH_I2C1_SDA

GPP_E16/ISH_GP7
GPP_E15/ISH_GP6
GPP_D18/ISH_GP5

GPP_D17/ISH_GP4
GPP_D3/ISH_GP3/BK3/ SBK3
GPP_D2/ISH_GP2/BK2/ SBK2
GPP_D1/ISH_GP1/BK1/ SBK1
GPP_D0/ISH_GP0/BK0/ SBK0

GPP_RCOMP

3V

3V

GPP_T3

GPP_T2

GPP_U5
GPP_U4

DR27
DW27
DV25
DT25

DB45
DB44

CY39
DB47

DD47
DD44

DJ8
DR7
DR24
DU25
DV31
DU31
DT27
DV27

DR51

DN33
DT35

DG17
DG19

ISH_I2C1_SCL
ISH_I2C1_SDA

GPP_RCOMP

SSD_MS_PWR_EN _GPPD16 [32]

ISH_I2C1_SCL [41]
ISH_I2C1_SDA [41]

MODE1_ISH [41]
MODE2_ISH [41]

GS_HUB_INT2# [41]
GS_HUB_INT1# [41]

R68290 200_1%_2

TO G-sensor

I2C3_SCL_NFC

I2C3_SDA_NFC

ISH_I2C1_SCL

ISH_I2C1_SDA

A A

5

4

R68740 2.2K_5%_2

R68741 2.2K_5%_2

R68744 *SPIN_INT@2.2K_5%_2

R68745 *SPIN_INT@2.2K_5%_2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 5/14 (I2C/ISH)

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

6 62Tuesday, October 06, 2020

6 62Tuesday, October 06, 2020

6 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

4

3

2

1

07

DP53
DR11
DR16
DR22
DR28
DR34
DR40
DR46

DT4
DT50
DU11
DU16
DU22
DU28
DU34
DU40
DU46

DV1
DV40
DV52

DW51

G22

G28

G34

G39

G48

G51

G52

E13
E19
E35
E48

H12
H22
H28
H34

H8
J39
J49
K16
K18
K20
K22
K28

U6539R

VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45

TGL_U_IP_EXT/BGA

VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98

VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108

K34
K48
K5
L22
L28
L34
L39
L41
L42
L44
L45
L47
L49
M1
M2
M50
N22
N28
N34
N39
N41
N48
P11
P14
P16
P18
P20
P22
P33
P35
P4
P49
P8
R39
R44
T19
T29
T33
T4
T48
T8
U19
U25
U39
U49
V19
V4
V8
W1
W16
W26
W30
W39
W41
W42
W44
W45
W47
W48
Y4
Y49
Y50
Y8

C96649 47u/6.3V_6

C96652 47u/6.3V_6

C96660 10u/6.3V_4

C96663 10u/6.3V_4

C96666 10u/6.3V_4

C96669 10u/6.3V_4

C96672 10u/6.3V_4

C96675 10u/6.3V_4

C96678 10u/6.3V_4

C96681 10u/6.3V_4

C96684 10u/6.3V_4

C96687 10u/6.3V_4

C96650 1u/10V_2

C96653 1u/10V_2

C96655 1u/10V_2

C96657 1u/10V_2

C96659 1u/10V_2

C96662 1u/10V_2

C96665 1u/10V_2

C96668 1u/10V_2

C96671 *1u/10V_2

C96674 *1u/10V_2

C96677 *1u/10V_2

C96680 *1u/10V_2

C96683 *1u/10V_2

C96686 *1u/10V_2

C96689 *1u/10V_2

C96691 *1u/10V_2

+1.2VSUS

Backside Cap

C96648 *1u/10V_2

C96651 *1u/10V_2

C96654 *1u/10V_2

C96656 *1u/10V_2

C96658 *1u/10V_2

C96661 *1u/10V_2

C96664 *1u/10V_2

C96667 *1u/10V_2

C96670 *1u/10V_2

C96673 *1u/10V_2

C96676 *1u/10V_2

C96679 *1u/10V_2

C96682 *1u/10V_2

C96685 *1u/10V_2

C96688 *1u/10V_2

C96690 *1u/10V_2

C96692 *1u/10V_2

C96693 *1u/10V_2

C96694 *1u/10V_2

C96695 *1u/10V_2

C96696 *1u/10V_2

U6539P

A27

VSS_223

A32

VSS_224

A45

VSS_225

A49

VSS_226

AA41

D D

C C

B B

AA48

AB5
AB7

AB8
AC44
AC49

AD4
AD48

AD8

AF4

AF8
AG41
AG42
AG44
AG45
AG47
AG48
AG53

AH4

AH8

AK12

AK4

AK48

AK5

AK7

AK8

AM1

AM2

AM4

AM8
AN41
AN42
AN44
AN45
AN47
AN48
AN53

AP4

AP8

AT4

AT48
AT51

AT8

AV12
AV39

AV4

AV5

AV7

AV8

AW1
AW2

AW48

AY4

AY41
AY42
AY44
AY45
AY47

AY8

AY9

B13

VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288

TGL_U_IP_EXT/BGA

VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353

B19
B2
B23
B27
B32
B36
B39
B42
B48
B52
B8
BA48
BA53
BB4
BB8
BC1
BC2
BD12
BD4
BD48
BD8
BF39
BF4
BF41
BF42
BF44
BF45
BF47
BF5
BF7
BF8
BG48
BG53
BH1
BH2
BH4
BH8
BK12
BK4
BK48
BK8
BL49
BM1
BM4
BM41
BM42
BM44
BM45
BM47
BM8
BN48
BP41
BP49
BP5
BP50
BP7
BT44
BT48
BU49
BV3
BV48
BV5
BW10
BY41
BY42

BY44
BY45
BY47
BY49

BY9

CA48
CB41

CC10

CC3

CC5
CD44
CD48

CD7

CE49
CG48
CG51
CG52

CG9
CH41
CH42
CH44
CH45
CH47

CK39
CK48
CK53

CN12
CN48
CN51
CN52

CN9

CP3

CP41
CP42
CP44
CP45

CP5
CR48
CR53

CR9

CT5

CU4

CU9

CV10
CV48

CV5

CV51
CV52
CY17
CY22
CY35
CY41
CY42

C13
C19
C23

CJ3
CJ5
CJ9

CL9

U6539Q

VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168

TGL_U_IP_EXT/BGA

VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222

CY44
CY45
CY47
CY5
D27
D32
D36
D42
D49
D5
DA30
DA33
DA53
DC17
DD15
DD24
DD26
DD28
DD31
DD33
DD35
DD39
DD45
DD51
DD52
DE3
DE5
DF19
DF37
DG15
DG21
DG27
DG33
DG39
DG45
DG5
DG53
DG6
DJ1
DJ2
DJ4
DK51
DL3
DL5
DM10
DM15
DM21
DM27
DM33
DM39
DM4
DM45
DN1
DN2

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

5

PROJECT :

PROJECT :

Size Document N umber Rev

Size Document N umber Rev

Size Document N umber Rev

TGL-U 6/14 (GND)

Date: Sheet o f

Date: Sheet o f

4

3

2

Date: Sheet o f

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

7 62Tuesday, October 06, 2020

7 62Tuesday, October 06, 2020

7 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

T15

CFG_15

V17

CFG_14

U15

CFG_13

K11

CFG_12

K12

CFG_11

K9

CFG_10

T17

CFG_9

K7

CFG_8

H7

CFG_7

K8

CFG_6

H9

CFG_5

E6

CFG_4

H5

CFG_3

E9

CFG_2

D9

CFG_1

E7

CFG_0

B5

CFG_RCOMP

U17

CFG_17

H11

CFG_16

Y1

BPM#_3

M4

BPM#_2

AB4

BPM#_1

Y2

BPM#_0

A3

RSVD_6

B3

RSVD_7

AR2

RSVD_TP_1

AL10

RSVD_TP_2

AM12

RSVD_TP_3

AH12

RSVD_TP_4

AJ10

RSVD_TP_5

AR1

RSVD_TP_6

BN10

RSVD_8

BM12

RSVD_9

DD13

RSVD_10

DF13

RSVD_11

MIPI60_CFG12#

MIPI60_CFG13#

MIPI60_CFG14#

MIPI60_CFG15#

U6539T

TGL_U_IP_EXT/BGA

R68320
*1K_1%_2

R68321
*1K_1%_2R68334

R68329
*1K_1%_2

R68330
*1K_1%_2

+VCCIO_OUT

Red value follow PDG 607872-V1.1-P113

R68291 *1K_1%_2

R68292 1K_1%_2

R68293 1K_1%_2

R68294 1K_1%_2

R68295 *1K_1%_2

R68296 *1K_1%_2

R68297 *1K_1%_2

R68298 1K_1%_2

R68299 *1K_1%_2

R68300 1K_1%_2

R68301 1K_1%_2

R68302 1K_1%_2

R68303 *1K_1%_2

R68304 *1K_1%_2

R68306 1K_1%_2

R68307 *1K_1%_2

R68308 10K_1%_2

R68309 10K_1%_2

R68310 10K_1%_2

R68311 10K_1%_2

R68312 *51_1%_2

RSVD_TP_7
RSVD_TP_8

RSVD_TP_9

RSVD_TP_10

RSVD_TP_11
RSVD_TP_12

RSVD_12

RSVD_13

RSVD_14
RSVD_15

RSVD_TP_13
RSVD_TP_14

RSVD_TP_15
RSVD_TP_16

RSVD_TP_17
RSVD_TP_18

RSVD_TP_19
RSVD_TP_20

RSVD_16

RSVD_TP_21
RSVD_TP_22

RSVD_TP_23
RSVD_TP_24

VSS_1

TP_3

TP_4
RSVD_17
RSVD_18

SKTOCC#

+3V_S5

RSVD_TP_7

A51

RSVD_TP_8

B51

RSVD_TP_9

C1

RSVD_TP_10

D2

RSVD_TP_11

CP39

RSVD_TP_12

CU40
AK9

AH9

DW6
DV6

RSVD_TP_13

DV4

RSVD_TP_14

DW3

RSVD_TP_15

DU1

RSVD_TP_16

DT2

RSVD_TP_17

DW2

RSVD_TP_18

DV2

RSVD_TP_19

E1

RSVD_TP_20

F1

AB2

RSVD_TP_21

DR1

RSVD_TP_22

DR2

RSVD_TP_23

DR53

RSVD_TP_24

DW5

DV51
DW52
DV53
W34
V35

D52

MIPI60_CFG0#_R

MIPI60_CFG1#

MIPI60_CFG2#

MIPI60_CFG3#

MIPI60_CFG4#

MIPI60_CFG5#

MIPI60_CFG6#

MIPI60_CFG7#

MIPI60_CFG8#

MIPI60_CFG9#

MIPI60_CFG10#

MIPI60_CFG11#

MIPI60_CFG12#

MIPI60_CFG13#

MIPI60_CFG14#

MIPI60_CFG15#

MBP0#

MBP1#

MBP2#

MBP3#

MIPI60_CFG16_STB_DN

R69064 *Short_0201

TP_3
TP_4

SKTOCC#

R68314 *10K_1%_2

08

TP13258
TP13256

TP13253
TP13254

TP13259
TP13261

TP13263
TP13264

TP13267
TP13269

TP13270
TP13271

TP13272
TP13273

TP13274
TP13275

TP13278
TP13280

TP13283
TP13284

U6539S

TP13257

TP13255
TP13260

D D

TP13262

TP13265
TP13266

TP_M34

PCH_IST_TP_1
PCH_IST_TP_0

TP_DP1

RSVD_TP_26

TP13410

IST_TP_1
IST_TP_0

DF53

DF52

DT52

DU53

DF50
DF49

CY30
CY15

D4

A6
A4

RSVD_19

RSVD_20

PCH_IST_TP_1
PCH_IST_TP_0

RSVD_21
RSVD_22

RSVD_TP_25
RSVD_TP_26

RSVD_TP_27

IST_TP_1
IST_TP_0

TGL_U_IP_EXT/BGA

RSVD_TP_28
RSVD_TP_29
RSVD_TP_30
RSVD_TP_31
RSVD_TP_32
RSVD_TP_33

RSVD_TP_34
RSVD_TP_35
RSVD_TP_36
RSVD_TP_37
RSVD_TP_38
RSVD_TP_39

RSVD_23
RSVD_24
RSVD_25
RSVD_26
RSVD_27
RSVD_28
RSVD_29
RSVD_30
RSVD_31

RSVD_32

C53
T35
E53
CF39
U35
F53
B53
AP9
A52

BF12
V21
W20
U37
CD39
U21
CB39
BB12
W37
AY12
W38
U38
CY28

RSVD_TP_39

TP13411
TP13412
TP13413
TP13414
TP13415
TP13416

TP13417
TP13418
TP13419
TP13420
TP13421

MIPI60_CFG14#

MIPI60_CFG7#

MIPI60_CFG4#

R68305 49.9_1%_2

TP13268

R68313 2.2K_5%_2

should be connect if no used.

TP13276
TP13277
TP13279
TP13281
TP13282

C C

TP13426

TP13425

MIPI60_CFG0#

R68323

*Short_0201

RSVD

RSVD

MIPI60_CFG1#

MIPI60_CFG2#

R68331
*1K_1%_2

B B

MIPI60_CFG0#_R

R68324
*1K_1%_2

PEG Training:

R68325
*1K_1%_2

RSVD

MIPI60_CFG3#

R68332
*1K_1%_2

A A

— 1 = (default) PEG Train immediately following
RESET# de assertion.
— 0 = PEG Wait for BIOS for training.

RSVD_TP_26

RSVD_TP_39

TP13286

RSVD

eDP enable

1 : Disable
0 : Enable

MIPI60_CFG5# MIPI60_CFG6#

R68333
*1K_1%_2

MIPI60_CFG4#

MIPI60_CFG7#

R68326
1K_1%_2

*1K_1%_2

R68327
*1K_1%_2

TP13285

RSVD

RSVD RSVD

RSVD

RSVD

MIPI60_CFG8#

MIPI60_CFG9#

MIPI60_CFG10#

MIPI60_CFG11#

MIPI60_CFG15#

MIPI60_CFG13#
MIPI60_CFG12#
MIPI60_CFG11#
MIPI60_CFG10#
MIPI60_CFG9#
MIPI60_CFG8#

MIPI60_CFG6#
MIPI60_CFG5#

MIPI60_CFG3#
MIPI60_CFG2#
MIPI60_CFG1#
MIPI60_CFG0#

CFG_RCOMP

MIPI60_CFG17_STB_DP

MIPI60_CFG16_STB_DN

MBP3#
MBP2#
MBP1#

MBP0#

RSVD_TP_2
RSVD_TP_3
RSVD_TP_4
RSVD_TP_5
RSVD_TP_6

TP_L34

RSVDRSVD

R68335
*1K_1%_2

R68322
*1K_1%_2

PEG60 Lane Reversal

R68328
*1K_1%_2

1 : Normal
0 : Reversal

RSVD

R68317
*1K_1%_2

5

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

4

3

2

Date: Sheet

PROJECT :

TGL-U 7/14 (RSVD/XDP)

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

8 62Tuesday, October 06, 2020

8 62Tuesday, October 06, 2020

8 62Tuesday, October 06, 2020

1

1A

1A

1A

of

5

https://vinafix.com/

4

3

2

1

GC6_FB_EN_Q

DGPU_PWROK

DGPU_PWR_EN

D D

C C

DGPU_HOLD_RST#

PCH_SPI0_IO3[10,16]
PCH_SPI0_IO2[10,16]

PCH_SPI0_SI[10,16]

R68356 EV @10K_1%_2

R68357 *EV @10K_1%_2

R68358 *EV @10K_1%_2

R69104 EV @10K_1%_2

R68352 EV @100K_1%_2

TP13427

TP13428

GPPC_E6[10]

+3V

SATA_LED#

GPP_E2

R68336 100K_1%_2

PCH_SPI0_CLK[16]

PCH_SPI0_SO[16]

PCH_SPI0_CS0#[16]
SPI_TPM_CS#[16]

GPP_E2

GC6_FB_EN_Q[20,22]

DGPU_PWROK[22]

DGPU_HOLD_RST#[19]

DGPU_PWR_EN[20,58]

BOARD_ID1[15]
BOARD_ID5[15]

BOARD_ID4_TSN[15,25]

BOARD_ID3[15]
BOARD_ID2[15]

BOARD_ID6_MIC_Single[15,25]

BOARD_ID0[15]
BOARD_ID7[15]

CL_CLK[32]
CL_DATA[32]
CL_RST#[32]

GC6_FB_EN_Q
DGPU_PWROK
DGPU_HOLD_RST#

SATA_LED#
DGPU_PWR_EN

TP13398

R68355 10K _1%_2

R68359 10K _1%_2

DJ37

DG35

DJ39
DJ33
DJ35
DF35

DG37

DF39

DJ6
DN5
DR9
DM6
DK6
DK8

DV11

DW9

DT8

DN15
DK13

DM13

DN13

DJ15
DK15
DN10
DV14

DH3
DH4
DF2

+3V

U6539E

SPI0_CLK
SPI0_IO3
SPI0_IO2
SPI0_MISO
SPI0_MOSI
SPI0_CS1#
SPI0_CS0#
SPI0_CS2#

GPP_E11/SPI1_CLK/THC 0_SPI1_CLK
GPP_E2/SPI1_IO3/THC0_SP I1_IO3
GPP_E1/SPI1_IO2/THC0_SP I1_IO2
GPP_E12/SPI1_MISO_IO1/TH C0_SPI1_IO1
GPP_E13/SPI1_MOSI_IO0/TH C0_SPI1_IO0
GPP_E10/SPI1_CS#/THC 0_SPI1_CS#
GPP_E8/SPI1_CS1#/SATA _LED#
GPP_E17/THC0_SPI1_INT#
GPP_E6/THC0_SPI1_RST#

GPP_F11/THC1_SPI2_CLK
GPP_F15/GSXSRESET #/THC1_SPI2_IO3
GPP_F14/GSXDIN/THC 1_SPI2_IO2
GPP_F13/GSXSLOAD/ THC1_SPI2_IO1
GPP_F12/GSXDOUT/ THC1_SPI2_IO0
GPP_F16/GSXCLK/TH C1_SPI2_CS#
GPP_F18/THC1_SPI2_INT#
GPP_F17/THC1_SPI2_RST#

CL_CLK
CL_DATA
CL_RST#

TGL_U_IP_EXT/BGA

3V

GPP_B23/SML1ALERT#/ PCHHOT#/GSPI1_CS1#

3V

GPP_A2/ESPI_IO2/SUSW ARN#_SUSPW RDNACK

1.8V

3V

GPP_C0/SMBCLK

GPP_C1/SMBDATA

GPP_C2/SMBALERT#

GPP_C3/SML0CLK

GPP_C4/SML0DATA

GPP_C5/SML0ALERT#

GPP_C6/SML1CLK

GPP_C7/SML1DATA

GPP_A5/ESPI_CLK

GPP_A3/ESPI_IO3/SUSAC K#

GPP_A1/ESPI_IO1
GPP_A0/ESPI_IO0

GPP_A4/ESPI_CS#

GPP_A6/ESPI_RESET#

DK21
DM19
DN19

DK19
DM17
DN17

DK17
DJ17
CY50

DN53
DJ53
DH50
DP50
DP52
DK52
DL50

PCH_SMBCLK
PCH_SMBDATA

SMB_SML0_CLK_R
SMB_SML0_DAT_R

SMB_ME1_CLK
SMB_ME1_DAT

ESPI_CLK_R
ESPI_3_R
ESPI_2_R
ESPI_1_R
ESPI_0_R
ESPI_CS#_R
ESPI_RESET#_R

TO TP/ DDR

R68339 49.9_1%_2
R68340 15_1%_2
R68341 15_1%_2
R68342 15_1%_2
R68343 15_1%_2

R68344 *Short_0201
R68345 *Short_0201

C96700 *10p/25V_2

R68353 75K _1%_2

R68354 100K _1%_2

PCH_SMBCLK
PCH_SMBDATA

SMB_SML0_CLK_R
SMB_SML0_DAT_R

SMB_ME1_CLK
SMB_ME1_DAT

SMB_ME1_CLK [36]
SMB_ME1_DAT [36]

ESPI_CLK [33]
ESPI_3 [33]
ESPI_2 [33]
ESPI_1 [33]
ESPI_0 [33]
ESPI_CS# [33]
ESPI_RESET# [33]

R68346 *1K_1 %_2
R68347 *1K_1 %_2

R68348 499_ 1%_2
R68349 499_ 1%_2

R68350 2.2K_5%_2
R68351 2.2K_5%_2

TO BBR/LAN

TO PD

+3V_DEEP_SUS

SMB_ALERT# [10]

SML0_ALERT# [15]

GPP_B23 [10]

09

+3V_DEEP_SUS

B B

5

SMB_SML0_CLK[35]

Q6616A *2N7002KDW

R68893 *Short_0201

TO TBT re-timer PCH side

SMB_SML0_DAT[35]

I219_PCH_SMDATA[28]

A A

TO LAN

I219_PCH_SMCLK[28]

5

Q6616B *2N7002KDW

R68894 *Short_0201

34

2

61

4

SMB_SML0_CLK_R

SMB_RUN_DAT[17,18,38]

TO DDR , reserve to DSUB

SMB_RUN_CLK[17,18,38]

3

R68363

4.7K_1%_2

R68361

4.7K_1%_2

2

5

Q6585A *2N7002KDW

R68360 *Short_0201

Q6585B *2N7002KDW

R68362 *Short_0201

34

2

61

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet

+3V

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

TGL-U 8/14 (SMBus/SPI)

1

PCH_SMBDATA

PCH side

PCH_SMBCLKSMB_SML0_DAT_R

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

9 62Tuesday, October 06, 2020

9 62Tuesday, October 06, 2020

9 62Tuesday, October 06, 2020

1A

1A

1A

of

5

https://vinafix.com/

TOP SWAP OVERRIDE

High: Enable
Low: Disable(Default)

D D

ACZ_SPKR[6,26,33]

ACZ_SPKR

+3V +3V_S5

R68364
*4.7K_1%_2

R68371
*20K_1%_2

iPD

Port Voltage-GPP_D10

Page15

4

Flash Descriptor Security Override

High: Disable (debug only)
Low: Enable(Default)

ME_WR#[33]

ACZ_SDOUT[13]

+1.8V_DEEP_SUS

R68392

4.7K_1%_2

3

2

Q6649
PJE138K

1

3

+3V_DEEP_SUS

R69091
*4.7K_1%_2

2

(RSVD) XTAL INPUT MODE

High: XTAL INPUT IS SINGLE ENDED
Low: XTAL IS ATTACHED

PCH_TBT_PERST#[1 3] INPUT3VSEL[13]

iPD

R68408
*4.7K_1%_2

R68411
*20K_1%_2

SPIVCCIOSEL

High = 1.8V
Low = 3.3V

+3V_S5

R68410
*4.7K_1%_2

R68413

4.7K_1%_2

1

10

iPD

NO REBOOT

High: Enable , useful ITP/XDP
Low: Disable(Default)

GPP_B18[6]

iPD

+3V

R68377

4.7K_1%_2

R68383
*20K_1%_2

Port Voltage-GPP_D12

Page15

(RSVD) JTAG ODT DISABLE

High: Enable
Low: Disable

PU is required

GPPC_E6[9]

+3V_DEEP_SUS + 1.8V_DEEP_SUS

R68390
100K_1%_2

R68396
*4.7K_1%_2

R68391
*100K_1%_2

CRB s 1.8V

XTAL FREQUENCE SEL

High: 24MHZ
Low: 38.4MHZ (DEFAULT)

CNV_BRI_DT_R[12]

+1.8V_DEEP_SUS

R68409
*4.7K_1%_2

R68412
*20K_1%_2

iPD

MAF/SAF STRAP

High: SAF ENABLE
Low: MAF ENABLE
WEAK INTERNAL PD 20K

C C

TLS CONFIDENTIALITY

High: Enable
Low: Disable(Default)

SMB_ALERT#[9]

iPD

+1.8V_DEEP_SUS

R68388
vpro@4.7K_1%_2

R68395
*20K_1%_2

*4.7K_1%_2

Checklist PU
CRB s 1.8V

Boot Strap 0

B B

(RSVD) BOOT HALT

PU is required

PCH_SPI0_SI[9 ,16]

A A

Page15

PGD is 4.7K
different to
checklist

R68370

*Short_0201

+3V_DEEP_SUS

R68369

100K_1%_2

R68376
*4.7K_1%_2

CPUNSSC CLOCK FREQ

High: 19.2MHz
Low: 38.4MHz (Default)

GPP_B23[9]

(RSVD) CONSENT STRAP

PU is required

PCH_SPI0_IO2[9,16]

PU is required

PCH_SPI0_IO3[9,16]

+3V_DEEP_SUS

iPD

R68381

*Short_0201

R68382
*150K_5%_2R68389

Checklist PU

R68387
*20K_1%_2

+3V_DEEP_SUS

+3V_DEEP_SUS

R68378

100K_1%_2

R68384
*4.7K_1%_2

R68380

100K_1%_2

R68386
*4.7K_1%_2

Port Voltage-GPP_E19

Page15

Port Voltage-GPP_E21

Page15

(RSVD) ITP PMODE

High: Disable(default)
Low: Enable

DBG_PMODE[4]

+VCC1.05_OUT_FET

R68400
1K_1%_2

iPU

CRB s 1.05V

R68405
*20K_1%_2

M.2 CNVi Mode Select

High: disabled
Low: enabled

CNV_RGI_DT[12,32]

Reserved

GPP_F7[4]

Reserved(RSVD) A0 PERSONALITY STRAP

GPP_F10[4]

place to M.2

+1.8V_DEEP_SUS+3V_DEEP_SUS

+3V_DEEP_SUS

R68544
*4.7K_1%_2

R68546
*20K_1%_2

iPD

+3V_DEEP_SUS

R68545
*4.7K_1%_2

R68547
*20K_1%_2

iPD

R68379
100K_1%_2

R68385
*4.7K_1%_2

FOR FAST BOOT

High : 140MSEC WITH 3.3V FLASH SUPPORT

INTRUDER#[13]

THC0_SPI1_CLK

THC0_SPI1 Clock: THC SPI1
clock output from PCH.
Supports 20 MHz, 33 MHz and
50 MHz.

THC0_SPI1_CS#

THC0_SPI1 Chip Select: Used
to select the touch devices if
it is connected to THC0_SPI1
interface.

+3V_RTC

R68401
1M_1%_2

R68406
*1M_1%_2

5

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

4

3

2

Date: Sheet

PROJECT :

TGL-U 9/14 (HW STRAP)

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

10 62Tuesday, October 06, 2020

10 62Tuesday, October 06, 2020

10 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

SATA_TXP0_HDD[31]

D D

HDD

LAN

PCIE SSD
[4x1: LR]

C C

USB3.0 (DB)

WLAN

Combo USB3.0 Right
UP(BC1.2)

Combo USB3.0 Right Down

SATA_TXN0_HDD[31]
SATA_RXP0_HDD[31]
SATA_RXN0_HDD[31]

PCIE_TXP9_LAN[28]
PCIE_TXN9_LAN[28]
PCIE_RXP9_LAN[28]
PCIE_RXN9_LAN[28]

PCIE_TXP8_SSD[32]
PCIE_TXN8_SSD[32]
PCIE_RXP8_SSD[32]
PCIE_RXN8_SSD[32]

PCIE_TXP7_SSD[32]
PCIE_TXN7_SSD[32]
PCIE_RXP7_SSD[32]
PCIE_RXN7_SSD[32]

PCIE_TXP6_SSD[32]
PCIE_TXN6_SSD[32]
PCIE_RXP6_SSD[32]
PCIE_RXN6_SSD[32]

PCIE_TXP5_SSD[32]
PCIE_TXN5_SSD[32]
PCIE_RXP5_SSD[32]
PCIE_RXN5_SSD[32]

USB30_TX4+[45]

USB30_TX4-[45]

USB30_RX4+[45]

USB30_RX4-[45]

PCIE_TXP3_WLAN[32]
PCIE_TXN3_WLAN[32]
PCIE_RXP3_WLAN[32]
PCIE_RXN3_WLAN[32]

USB30_TX2+[24]
USB30_TX2-[24]

USB30_RX2+[24]
USB30_RX2-[24]

USB30_TX1+[24]
USB30_TX1-[24]

USB30_RX1+[24]
USB30_RX1-[24]

TP13394
TP13395
TP13396
TP13397

C96791 0.1u/6.3V_2
C96792 0.1u/6.3V_2

4

PCIE_TXP9_LAN_C
PCIE_TXN9_LAN_C

U6539I

BT7

PCIE12_TXP/SATA1_TXP

BT8

PCIE12_TXN/SATA1_TXN

CE2

PCIE12_RXP/SATA1_RXP

CE1

PCIE12_RXN/SATA1_RXN

BT9

PCIE11_TXP/SATA0_TXP

BV9

PCIE11_TXN/SATA0_TXN

CF4

PCIE11_RXP/SATA0_RXP

CF3

PCIE11_RXN/SATA0_RXN

BV7

PCIE10_TXP

BV8

PCIE10_TXN

CG2

PCIE10_RXP

CG1

PCIE10_RXN

BY7

PCIE9_TXP

BY8

PCIE9_TXN

CG5

PCIE9_RXP

CG4

PCIE9_RXN

CB8

PCIE8_TXP

CB7

PCIE8_TXN

CK5

PCIE8_RXP

CK4

PCIE8_RXN

CD9

PCIE7_TXP

CD8

PCIE7_TXN

CK1

PCIE7_RXP

CK2

PCIE7_RXN

CG8

PCIE6_TXP

CG7

PCIE6_TXN

CL4

PCIE6_RXP

CL3

PCIE6_RXN

CJ8

PCIE5_TXP

CJ7

PCIE5_TXN

CN2

PCIE5_RXP

CN1

PCIE5_RXN

CR8

PCIE4_TXP/USB31_4_TXP

CR7

PCIE4_TXN/USB31_4_TXN

CN5

PCIE4_RXP/USB31_4_RXP

CN4

PCIE4_RXN/USB31_4_RXN

CU8

PCIE3_TXP/USB31_3_TXP

CU7

PCIE3_TXN/USB31_3_TXN

CT2

PCIE3_RXP/USB31_3_RXP

CT1

PCIE3_RXN/USB31_3_RXN

CW8

PCIE2_TXP/USB31_2_TXP

CW7

PCIE2_TXN/USB31_2_TXN

CU3

PCIE2_RXP/USB31_2_RXP

CT4

PCIE2_RXN/USB31_2_RXN

DA8

PCIE1_TXP/USB31_1_TXP

DA7

PCIE1_TXN/USB31_1_TXN

CV2

PCIE1_RXP/USB31_1_RXP

CV1

PCIE1_RXN/USB31_1_RXN

TGL_U_IP_EXT/BGA

3

USB2P_10
USB2N_10

USB2P_9
USB2N_9

USB2P_8
USB2N_8

USB2P_7
USB2N_7

USB2P_6
USB2N_6

USB2P_5
USB2N_5

USB2P_4
USB2N_4

USB2P_3
USB2N_3

USB2P_2
USB2N_2

USB2P_1

GPP_E0/SATAXPCIE0/S ATAGP0

GPP_A12/SATAXPCIE1/S ATAGP1/I2S3_SFRM

GPP_A16/USB_OC3#/ I2S4_SFRM

GPP_H15/M2_SKT2_CFG 3
GPP_H14/M2_SKT2_CFG 2
GPP_H13/M2_SKT2_CFG 1
GPP_H12/M2_SKT2_CFG 0

USB2N_1

GPP_E9/USB_OC0#

GPP_E5/DEVSLP1
GPP_E4/DEVSLP0

PCIE_RCOMP_P

PCIE_RCOMP

USB_VBUSSENSE

USB_ID

USB2_COMP

RSVD_BSCAN

CV4
CY3

DD5
DD4

CW9
DA9

DD1
DD2

DA1
DA2

DA12
DA11

DC8
DC7

DB4
DB3

DA5
DA4

DC11
DC9

DP4
DF41

DD8
DJ45

DN6
DG8

DN29
DK29
DT31
DR32

DV9
DT9

DC12
DF1
DE1

E3

SSD_DET_E0
SSD_DET_A12

USB_OC0#
USB_OC3#

DEVSLP1

TS_ON

I2C_INT#_TS

I2C_RST#_TS

PCIE_RCOMPP
PCIE_RCOMPN

USB_VBUSSENSE
USB_ID

USB2_COMP

2

R68421 100_1%_2

R68422 10K_1%_2
R68423 10K_1%_2

R68424 113_1%_2

TP13422
TP13423

TP13368
TP13369
TP13370

PCIE_RCOMPp - PCIE_RCOMPnL <5mils

spacing to othes min 16mils

USBP10+_BT [32]
USBP10-_BT [32]

USBP9+_DB [45]
USBP9-_DB [45]

USBP8+ [24]
USBP8- [24]

USBP7+_FP [30]
USBP7-_FP [30]

USBP6+_HUB [39]
USBP6-_HUB [39]

USBP5+_CAM [25]
USBP5-_CAM [25]

USBP4+ [24]
USBP4- [24]

USBP3+_LTE [45]
USBP3-_LTE [45]

USBP2+_TPC [36]
USBP2-_TPC [36]

USBP1+_CR [44]
USBP1-_CR [44]

1

BT

USB3.0 (DB)

Combo USB3.0 Right UP(BC1.2)

Finger print

U2 Hub (Touch Screen/Smart Card)

Camera

Combo USB3.0 Right Down

LTE

Type C

Card reader

USB_OC0# [24]
USB_OC3# [24]

TP13367

USB_OC0#
USB_OC3#

I2C_INT#_TS

R68418 10K_1%_2
R68419 10K_1%_2

R68420 10K_1%_2

11

DEVSLP0 [31]

+3V_DEEP_SUS

+3V

B B

PEG_TXP4[19]
PEG_TXN4[19]
PEG_RXP4[19]
PEG_RXN4[19]

PEG_TXP3[19]
PEG_TXN3[19]
PEG_RXP3[19]
PEG_RXN3[19]

A A

5

C96701 0.22u/6.3V_2
C96703 0.22u/6.3V_2

C96705 0.22u/6.3V_2 C96706 0.22u/6.3V_2
C96707 0.22u/6.3V_2

PEG_TXP4_C

PEG_TXN4_C

PEG_TXP3_C

PEG_TXN3_C

4

U6539H

P5

PCIE4_TX_P_3

P7

PCIE4_TX_N_3

N1

PCIE4_RX_P_3

N2

PCIE4_RX_N_3

T5

PCIE4_TX_P_2

T7

PCIE4_TX_N_2

R1

PCIE4_RX_P_2

R2

PCIE4_RX_N_2

TGL_U_IP_EXT/BGA

PCIE4_TX_P_1
PCIE4_TX_N_1
PCIE4_RX_P_1
PCIE4_RX_N_1

PCIE4_TX_P_0
PCIE4_TX_N_0
PCIE4_RX_P_0
PCIE4_RX_N_0

PCIE4_RCOMP_P

PCIE4_RCOMP

V5
V7
T1
T2

Y5
Y7
V1
V2

PCIE4_RCOMPP

Y12

PCIE4_RCOMPN

V12

PEG_TXP2_C
PEG_TXN2_C

PEG_TXP1_C
PEG_TXN1_C

3

C96702 0.22u/6.3V_2
C96704 0.22u/6.3V_2

C96708 0.22u/6.3V_2

R68426 2.2K_1%_2

should be connect if no used. PDG is 1%

PEG_TXP2 [19]

PEG_TXN2 [19]
PEG_RXP2 [19]
PEG_RXN2 [19]

PEG_TXP1 [19]

PEG_TXN1 [19]
PEG_RXP1 [19]
PEG_RXN1 [19]

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 10/14(USB/PCIE/SAT)

Date: Sheet of

Date: Sheet of

2

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

11 62Tuesday, October 06, 2020

11 62Tuesday, October 06, 2020

11 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

4

3

2

1

U6539J

D22

CSI_F_DP_1

B22

CSI_F_DN_1

E22

CSI_F_DP_0

D D

LAN

SSD

WLAN

VGA

C C

CLK_PCIE_LANP[28]
CLK_PCIE_LANN[ 28]

CLK_PCIE_SSDP[3 2]
CLK_PCIE_SSDN[32 ]

CLK_PCIE_WLANP[32 ]
CLK_PCIE_WLANN[32]

CLK_VGA_P[1 9]
CLK_VGA_N[19 ]

R68443 60.4_1%_2

PDG is 60 1%

CLK_BIASREF

L<25.4mm

PCIE_CLKREQ_#6

PCIE_CLKREQ_#5

PCIE_CLKREQ_WLAN#

PCIE_CLKREQ_SSD#

PCIE_CLKREQ_LAN#

PCIE_CLKREQ_VGA#

U6539K

BW1

CLKOUT_PCIE_P6

BW2

CLKOUT_PCIE_N6

CB2

CLKOUT_PCIE_P5

CB1

CLKOUT_PCIE_N5

BW4

CLKOUT_PCIE_P4

BW5

CLKOUT_PCIE_N4

CL7

CLKOUT_PCIE_P3

CL8

CLKOUT_PCIE_N3

CB4

CLKOUT_PCIE_P2

CB5

CLKOUT_PCIE_N2

BY4

CLKOUT_PCIE_P1

BY3

CLKOUT_PCIE_N1

CN7

CLKOUT_PCIE_P0

CN8

CLKOUT_PCIE_N0

DJ5

XCLK_BIASREF

TGL_U_IP_EXT/BGA

R68442 *10K_1%_2

R68439 *10K_1%_2

R68440 10K_1%_2

R68436 10K_1%_2

R68437 10K_1%_2

R68441 10K_1%_2

GPP_F19/SRCCLKREQ6#
GPP_H11/SRCCLKREQ5#
GPP_H10/SRCCLKREQ4#

GPP_D8/SRCCLKREQ3#
GPP_D7/SRCCLKREQ2#
GPP_D6/SRCCLKREQ1#
GPP_D5/SRCCLKREQ0#

XTAL_OUT

XTAL_IN

GPD8/SUSCLK

RTCX2
RTCX1

RTCRST#

SRTCRST#

+3V

DU14

PCIE_CLKREQ_#6

DF23

PCIE_CLKREQ_#5

DG25

PCIE_CLKREQ_LAN#

DT24

PCIE_CLKREQ_SSD#

DT30

PCIE_CLKREQ_WLAN#

DV30

PCIE_CLKREQ_VGA#

DW30

XTAL_38P4M_OUT

DM1

XTAL_38P4M_IN

DL1

DW41

RTC_X2

DT47

RTC_X1

DR47

RTC_RST#

DN37

SRTC_RST#

DK37

SMART CARD

NFC

SC_PWRSV#[ 40]

IRQ_ R[43]
DWL_REQ[4 3]
NFC_RST#[43 ]

PCIE_CLKREQ_LAN# [ 28]
PCIE_CLKREQ_SSD# [32]
PCIE_CLKREQ_WLAN# [32]
PCIE_CLKREQ_VGA# [1 9]

SUSCLK_32K [3 2]

R68432 150_1%_2

CSI_RCOMP

D20

CSI_F_DN_0

A20

CSI_F_CLK_P

B20

CSI_F_CLK

B18

CSI_E_DP_1/CSI_F_DP_2

A18

CSI_E_DN_1/CSI_F_DN_2

D18

CSI_E_DP_0/CSI_F_DP_3

E18

CSI_E_DN_0/CSI_F_DN_3

C16

CSI_E_CLK_P

D16

CSI_E_CLK

D15

CSI_C_DP_2

E15

CSI_C_DN_2

A15

CSI_C_DP_3

B15

CSI_C_DN_3

L18

CSI_C_DP_1

N18

CSI_C_DN_1

L20

CSI_C_DP_0

N20

CSI_C_DN_0

G20

CSI_C_CLK_P

H20

CSI_C_CLK

H16

CSI_B_DP_1

G16

CSI_B_DN_1

G18

CSI_B_DP_0

H18

CSI_B_DN_0

L16

CSI_B_CLK_P

N16

CSI_B_CLK

G14

CSI_B_DP_2

H14

CSI_B_DN_2

L14

CSI_B_DP_3

N14

CSI_B_DN_3

K14

CSI_RCOMP

DK25

GPP_H23/IMGCLKOUT4

DM25

GPP_H22/IMGCLKOUT3

DN25

GPP_H21/IMGCLKOUT2

DJ25

GPP_H20/IMGCLKOUT1

DR30

GPP_D4/IMGCLKOUT_0/BK4/SBK4

TGL_U_IP_EXT/BGA

GPP_F3/CNV_RGI_RSP/UART0_CTS#

GPP_F2/CNV_RGI_DT/UART0_TXD

GPP_F1/CNV_BRI_RSP/UART0_RXD

GPP_F0/CNV_BRI_DT/UART0_RTS#

GPP_F5/MODEM_CLKREQ/ CRF_XTAL_CLKREQ

CNVI_WT_D1P

CNVI_WT_D1N

CNVI_WT_D0P

CNVI_WT_D0N
CNVI_WT_CLKP
CNVI_WT_CLKN

CNVI_WR_D1P

CNVI_WR_D1N

CNVI_WR_D0P

CNVI_WR_D0N
CNVI_WR_CLKP

CNVI_WR_CLKN

CNVI_WT_RCOMP

GPP_F6/CNV_PA_BLANKING

GPP_F4/CNV_RF_RESET#

DK47
DM47
DN49
DR49
DN45
DN47

DU43
DV43
DR44
DT43
DV44
DW44

DN51

DJ13
DG13
DF15
DF17

DJ10
DV15
DK10

CNV_WT_RCOMP

CNV_RGI_RSP

CNV_RGI_DT_R

CNV_BRI_RSP

CNV_BRI_DT_R

TP13401

TP13391

CNV_WT_LANE1_DP [32 ]
CNV_WT_LANE1_DN [32]
CNV_WT_LANE0_DP [32 ]
CNV_WT_LANE0_DN [32]
CNV_WT_CLK_DP [32 ]
CNV_WT_CLK_DN [3 2]

CNV_WR_LANE1_DP [3 2]
CNV_WR_LANE1_DN [ 32]
CNV_WR_LANE0_DP [3 2]
CNV_WR_LANE0_DN [ 32]
CNV_WR_CLK_DP [32]

R68427 150_1%_2

R68429 *Short_0201

R68431 *Short_0201

R68946 *0_5%_2

CNV_BRI_RSP

CNV_RGI_RSP

CNV_WR_CLK_DN [32]

R68428 *20K_1%_2

R68430 *20K_1%_2

internal PU 20K for both

can be NC if no used. , L<11mils

12

CNV_RGI_RSP [3 2]
CNV_RGI_DT [10,32]
CNV_BRI_RSP [3 2]
CNV_BRI_DT [3 2]

CNV_BRI_DT_R [1 0]

CNV_PA_BLANKING [32]

+1.8V_DEEP_SUS

RTC Circuitry(RTC)

R978 *0_4/S

+3VPCU

+3VPCU

B B

RTC_X1

R68433

*Short_0201

R68434
10M_5%_2

RTC_X2

R68438

*Short_0201

Crystal Components with Surrounding 10 mil Wide GND Shield Trace
Break Out:4-10 mil Wide GND Shield Trace

A A

C96711 10p/25V_2

38.4MHZ/20ppm

C96713 12p/25V_2

Y6

5

RTC_X1_R

RTC_X2_R

XTAL_38P4M_IN_R

1

2

4

3

XTAL_38P4M_OUT_R

C96709 18p/25V_2

12

Y5

32.768KHZ/20ppm

R68435
*Short_0201

C96710 18p/25V_2

R68444 *Short_0201

R68447 *Short_0201

XTAL_38P4M_IN

R68446
200K_1%_2

XTAL_38P4M_OUT

4

1

3 4

CN1

50271-0020N-001

C212
*0.1u/6.3V_2

2

+3V_RTC_0

R953 1K_1%_2

+3V_RTC_0 VCCRTC_3 VCCRTC_4

+3V_RTC_2

+3V_RTC_1

1 3

2

D72

Q28

METR3904-G

3

+3V_RTC

+3V_RTC RTC_RST#

BAT54CW

C96903

0.1u/6.3V_2

R310 4.7K_1%_2

R979 20K_1%_2

18–25 ms.

R971 20K_1%_2

C1214
1u/10V_2

C1217
1u/10V_2

SRTC_RST#

C1211
1u/10V_2

R67360 4.7K_1%_2

2

12

J9007
*JUMP

+5VPCU

R67361

68.1K_1%_2

R67362

150K_5%_2

RTC_RST#

3

2

Q22

1

2N7002KTB

SRTC_RST#

3

2

1

Q6520
*2N7002KTB

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document N umber Rev

Size Document N umber Rev

Size Document N umber Rev

TGL-U 11/14(CSI/CNVi/CLK)

Date: Sheet o f

Date: Sheet o f

Date: Sheet o f

PROJECT :

1

R409
100K_1%_2

CLR_CMOS [33]

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

12 62Tuesday, October 06, 2020

12 62Tuesday, October 06, 2020

12 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

GPPC_D19

R68939 *100K_1%_2

C96716 0.1u/6.3V_2

SLP_SUS#_EC

SLP_S5#
SUSC#
SUSB#

SLP_A#

SPL_WLAN#

SLP_S0#
SLP_LAN#

RSMRST#_R
SYS_RESET#
PLTRST#

PCH_DSWROK
SYS_PWROK
PCH_PWROK_R

SLP_SUS#_EC[33,55]

SLP_S5#[35]
SUSC#[33]
SUSB#[13,33,47,53]

SPL_WLAN#[32]

SLP_S0#[30,33,47]

SLP_LAN#[28]

R68954 *Short_0201

R68593 *Short_0201

R68466 *0_5%_2

R68467 *0_5%_2

INTRUDER#[10]

INPUT3VSEL[10]

TP13290

DGPU_PW_CTRL#[15]

D D

C C

DMIC_CLK_PCH[25]
DMIC_DAT_PCH[25]

BOARD_ID8_SIM_Type1[15,33,45]
BOARD_ID9_SIM_Type2[15,33,45]

BOARD_ID10[15]
BOARD_ID11[15]

BOARD_ID12[15]
BOARD_ID13[15]

RSMRST#[33]

PCH_PWROK[33]

IMVP_PWRGD[4,53]

EC_PWROK[33]

DSWPGD control

RSMRST#_R

B B

DPWROK_EC[33]

C96717

R68481

*0.01u/50V_4

*1M_1%_2

R68476 *0_5%_2

R68479 *Short_0201

VCCST_PWRGD control

+VCCST +1.8V +5V_S5 +3V_S5

R68489

2

100K_1%_2

+1.0V_PWRGD_G2

Q6589
METR3904-G

1 3

5

R68487
15K_1%_2

A A

+1.0V_PWRGD_G1

C96719

0.1u/6.3V_2

*15K_1%_2

R68494
100K_1%_2

R68490
10K_1%_2R68488

3

2

Q6588
2N7002KTB

1

R68492
100K_1%_2

4

U6539G

DW15

GPP_F8/I2S_MCLK2_INOUT

DW24

GPP_D19/I2S_MCLK1

DG41

GPP_A23/I2S1_SCLK

DT38

GPP_R7/I2S1_SFRM

DV38

GPP_R6/I2S1_TXD

DW38

GPP_R5/HDA_SDI1/I2S1_R XD

DN31

GPP_S6/SNDW 3_CLK/DMIC_CLK_A0

DM31

GPP_S7/SNDW 3_DATA/DMIC_DATA0

DK33

GPP_S4/SNDW 2_CLK/DMIC_CLK_A1

DK31

GPP_S5/SNDW 2_DATA/DMIC_DATA1

DW35

GPP_S2/SNDW 1_CLK/DMIC_CLK_B0

DV35

GPP_S3/SNDW 1_DATA/DMIC_CLK_B1

DT32

GPP_S0/SNDW 0_CLK

DR35

GPP_S1/SNDW 0_DATA

TGL_U_IP_EXT/BGA

DV49

DM43

DJ41
DJ43

DR41

DT44

DD42
DN39

DM35
DD10
DD41

DK35
DF10

DN35

DM37

DT49

R68482
100K_1%_2

HWPG

HWPG[33]

SUSB#[13,33,47,53]

4

U6539L

SLP_SUS#

GPD10/SLP_S5#
GPD5/SLP_S4#
GPD4/SLP_S3#
GPD6/SLP_A#
GPD9/SPL_W LAN#

GPP_B12/SLP_S0#
SLP_LAN#

RSMRST#
SYS_RESET#
GPP_B13/PLTRST#

DSW_PW ROK
SYS_PWR OK
PCH_PW ROK

INTRUDER#
SPIVCCIOSEL

TGL_U_IP_EXT/BGA

1.8 V

1.8 V

PCH_DSWROK

TCP_RETIMER_PERST#[35]

GPP_A9/I2S2_TXD/MO DEM_CLKREQ/CRF_XTAL_CLKREQ/ DMIC_CLK_A1

PROCPW RGD

GPD3/PW RBTN#

GPD0/BATLOW #

GPD1/ACPRESENT

GPP_B11/PMCALERT #

GPP_H18/CPU_C10_GA TE#

GPP_H3/SX_EXIT_HOLD OFF#

GPD11/LANPHYPC/ DSWLDO_MON

PLTRST#(CLG)

PLTRST#

GPD2/LAN_W AKE#

VCCSTPW RGOOD_TCSS

VCCST_PW RGD

VCCST_OVERRIDE

GPP_F20/EXT_PW R_GATE#

GPP_F21/EXT_PW R_GATE2#

R68483

100K_1%_2

TBT reset

R68684

*100K_1%_2

D13106 RB500V-40

D13107 RB500V-40

D13108 *RB500V-40

2

1

2

1

2

1

3

GPP_R0/HDA_BCLK/ I2S0_SCLK

GPP_R1/HDA_SYNC /I2S0_SFRM

1.8 V

GPP_A8/I2S2_SFRM/CN V_RF_RESET#/DMIC_DATA_0

GPP_A13/PMC_I2C_SCL/ I2S3_TXD/DMIC_CLK_B0

BM9
DK41
DN41
DK43

CW40
DN27
DG31

DK39

WAKE#

DM41
DT41

DN43

GPD7

CE5
BP8
BP9

DR12
DW12

PLTRST# [19,28,30,32,33,39,45]

+VCCST

3

GPP_R2/HDA_SDO/ I2S0_TXD

GPP_R3/HDA_SDI0/I2S0_R XD

GPP_R4/HDA_RST#

GPP_A7/I2S2_SCLK/DM IC_CLK_A0

GPP_A10/I2S2_RXD/DM IC_DATA1

GPP_A11/PMC_I2C_SDA /I2S3_SCLK

SNDW_R COMP

PROCPWRGD

BATLOW#
AC_PRESENT_EC

TBT_I2C_INT#
CPU_C10_GATE#

PCIE_WAKE#

LAN_WAKE#
LAN_DIS#

PCH_TBT_PERST#

VCCST_PWRGD_TCS S
H_VCCST_PWRGD
VCCST_OVERRIDE

GPP_F20
GPP_F21

R68683 *Short_0201

R68919 *0_5%_4

R68920 *Short_0402

4

U6554 *MC74VHC1G08DFT2G

R68491
1K_1%_2

H_VCCST_PWRGD_R H_VCCST_PWRGD

C96718
*10p/25V_2

1

2

3 5

R68685 *0_5%_2

R68493

60.4_1%_2

2

R68938 *100K _1%_2

ACZ_BCLK

DR38
DU37
DT37
DV37

DV41
DL53
DG51
DG50

DL49
DL52

DH49

DF33

DNBSWON# [33]

AC_PRESENT_EC [33]

TP13424

PCIE_WAKE# [28,32,45]

PCH_TBT_PERST# [10]

ACZ_SYNC
ACZ_SDOUT
PCH_AZ_CODEC_SDIN0

ACZ_RST#

CNV_RF_RESET#

MODEM_CLKREQ

INT_BT_OFF#_L

SNDW_RCOMP

BATLOW#

R68451 33_1 %_2
R68452 33_1 %_2
R68453 33_1 %_2

R68455 *100K _1%_2
R68454 33_1 %_2

R68458 200_1%_2

For DSx

For DSx -->Ra
Non-DSx -->Rb

Ra

R68459 *8.2K_1%_2

Rb

R68460 8.2K_1%_2

TBT_I2C_INT# [36]

CPU_C10_GATE# [47]

LAN_WAKE# [28]
LAN_DIS# [28]

VCCST_PWRGD_TCS S [47]

VCCST_OVERRIDE [47]

System PWR_OK(CLG)

SYS_PWROK EC_PWROK

R68478 *Short_0201

+3VPCU

+3V_S5

PLTRST#

PCH_TBT_PERST#

PCH_PWROK_R

2

1

ACZ_SDOUT [10]

1.8V power rail

PCH_AZ_CODEC_BITCLK [26]
PCH_AZ_CODEC_SYNC [26]
PCH_AZ_CODEC_SDOUT [26]

PCH_AZ_CODEC_SDIN0 [26]

M.2_BT_PCMCLK [32]
CNV_RF_RESET# [32]
M.2_BT_PCMIN [32]

MODEM_CLKREQ [32]
SSD_MS_PWR_EN _GPPA11 [32]

INT_BT_OFF#_L [32]

+3VPCU

+3V_S5

AC_PRESENT_EC

SYS_RESET#

CPU_C10_GATE#

PDG then reserve

PCIE_WAKE#

LAN_WAKE#

MODEM_CLKREQ

CNV_RF_RESET#

SLP_SUS#_EC

SUSB#

SUSC#

RSMRST#_R

R68484
100K_1%_2

No use pin

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

PCH_PWROK_R

PROCPWRGD

SLP_S5#

TBT_I2C_INT#

LAN_DIS#

SLP_S0#

GPP_F20

GPP_F21

SLP_A#

SPL_WLAN#

SLP_LAN#

TGL-U 12/14(PM/HDA/SD3.0)

PCH_AZ_CODEC_RST# [26]

R68461 *10K_ 1%_2

R68471 *10K_ 1%_2

R68469 10K _1%_2

R68468 *100K _1%_2

R68935 *100K _1%_2

R68463 1K_1%_2

R36 4.7K_1%_2

R68472 10K _1%_2

R68477 75K _1%_2

R68475 100K _1%_2

R68474 100K _1%_2

R68473 100K _1%_2

R68470 100K _1%_2

R68918 100K _1%_2

R68480 *10K_ 1%_2

R338 100K_1%_2

R68728 2.2K_5%_2

R68927 *10K_1%_2

+3V_DEEP_SUS

R68485 *100K _1%_2

Pull-up resistor is required on
GPP_B12 / SLP_S0# if a device is
monitoring SLP_S0# before
RSMRST# de-assertion

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

R68486 100K _1%_2

R68937 100K_1%_2

R68936 100K_1%_2

R68933 100K_1%_2

R68934 100K_1%_2

C96905 0.33u/25V_2

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

13 62Tuesday, October 06, 2020

13 62Tuesday, October 06, 2020

1

13 62Tuesday, October 06, 2020

13

+3V_S5

+3V

+3V_DEEP_SUS

+3V_DEEP_SUS

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

VID1 VID0 Voltage Usage

0

0

0

Power saving

0

1

1.1

Power saving

1

0

1.65

Full Current

1

1

1.8

D D

C96730 47u/6.3V_6

C96721 47u/6.3V_6

C96725 47u/6.3V_6

C96737 *47u/6.3V_6

C C

B B

C96720 22u/6.3V_6

C96722 22u/6.3V_6

C96734 22u/6.3V_6

C96726 22u/6.3V_6

C96739 22u/6.3V_6

C96729 22u/6.3V_6

C96746 22u/6.3V_6

C96749 22u/6.3V_6

C96752 22u/6.3V_6

C96755 22u/6.3V_6

C96759 22u/6.3V_6

R68498 *1K_1 %_2

R68499 *100K _1%_2

VCCAUX_VID0[47,54]
VCCAUX_VID1[47,54]

+1.8V_DEEP_SUS

+3V_DEEP_SUS

+VNN_EXT

+1.05V_EXT

Initial boot oe Full current

C96731 10u/6.3V_4

C96723 10u/6.3V_4

C96735 10u/6.3V_4

C96738 10u/6.3V_4

C96728 10u/6.3V_4

C96741 10u/6.3V_4

C96744 10u/6.3V_4C96743 22u/6.3V_6

C96747 10u/6.3V_4

C96750 10u/6.3V_4

C96753 10u/6.3V_4

C96756 10u/6.3V_4

C96760 10u/6.3V_4

C96762 10u/6.3V_4

C96763 10u/6.3V_4

C96765 10u/6.3V_4

TP13402
TP13403

R68504 *Short_0201

R68509 100K_1%_2

R68510 100K_1%_2

Backside Cap

C96732 10u/6.3V_4

C96736 10u/6.3V_4

C96727 10u/6.3V_4

C96740 10u/6.3V_4

C96742 10u/6.3V_4

C96745 10u/6.3V_4

C96748 10u/6.3V_4

C96751 10u/6.3V_4

C96754 10u/6.3V_4

C96757 10u/6.3V_4

VSS_AUX_SENSE[54]
VCC_AUX_SENSE[54]

+VCCIN_AUX: 27A

+VCCIN_AUX

500mA

500mA

VRALERT#
VNN_CTRL
V1P05_CTRL

VCCAUX_VID0_R
VCCAUX_VID1_R

U6539N

AB12

VCCIN_AUX_1

AC10

VCCIN_AUX_2

AE10

VCCIN_AUX_3

AK2

VCCIN_AUX_4

AR10

VCCIN_AUX_5

AT12

VCCIN_AUX_6

AU10

VCCIN_AUX_7

AW10

VCCIN_AUX_8

BV1

VCCIN_AUX_9

BV39

VCCIN_AUX_10

BW40

VCCIN_AUX_11

BY39

VCCIN_AUX_12

CC1

VCCIN_AUX_13

CD12

VCCIN_AUX_14

CF10

VCCIN_AUX_15

CG12

VCCIN_AUX_16

CH10

VCCIN_AUX_17

CJ1

VCCIN_AUX_18

CJ12

VCCIN_AUX_19

CK10

VCCIN_AUX_20

CL12

VCCIN_AUX_21

CM10

VCCIN_AUX_22

CP1

VCCIN_AUX_23

CP10

VCCIN_AUX_24

CR12

VCCIN_AUX_25

CT10

VCCIN_AUX_26

CU12

VCCIN_AUX_27

CY1

VCCIN_AUX_28

AK1

VCCIN_AUX_29

AV9

VCCIN_AUX_VSSSENSE

AT9

VCCIN_AUX_VCCSENSE

DD17

VCC_VNNEXT_1P05_1

DD18

VCC_VNNEXT_1P05_2

DA15

VCC_V1P05EXT_1P05_1

DA17

VCC_V1P05EXT_1P05_2

DB39

GPP_B2/VRALERT#

DV12

GPP_F22/VNN_CTRL

DT12

GPP_F23/V1P05_CTRL

DB37

GPP_B0/CORE_VID0

DB38

GPP_B1/CORE_VID1

TGL_U_IP_EXT/BGA

VCCA_CLKLDO_1P8_1
VCCA_CLKLDO_1P8_2

VCC1P05_OUT_FET_1
VCC1P05_OUT_FET_2
VCC1P05_OUT_FET_3

VCCPRIM1P05_OUT_PCH _1
VCCPRIM1P05_OUT_PCH _2
VCCPRIM1P05_OUT_PCH _3

DSW
AUDIO POWER

VCCPRIM_1P8_1
VCCPRIM_1P8_2
VCCPRIM_1P8_3
VCCPRIM_1P8_4
VCCPRIM_1P8_5
VCCPRIM_1P8_6
VCCPRIM_1P8_7
VCCPRIM_1P8_8

VCCPRIM_1P8_9
VCCPRIM_1P8_10
VCCPRIM_1P8_11
VCCPRIM_1P8_12
VCCPRIM_1P8_13
VCCPRIM_1P8_14
VCCPRIM_1P8_15
VCCPRIM_1P8_16
VCCPRIM_1P8_17

VCCPRIM_3P3_1

VCCPRIM_3P3_2

VCCPRIM_3P3_3

VCCPRIM_3P3_4

DCPRTC

VCCLDOSTD_0P85

VCCDPHY_1P24

VCCDSW _1P05

VCCRTC

VCCDSW _3P3

VCCPGPPR

VCCPRIM_3P3_5

VCCPRIM_3P3_6
VCCPRIM_1P8_18

RSVD_1

CY18
CY20
CY24
CY26
DA18
DA20
DA22
DA24
DA26
DC18
DC20
DC22
DC24
DC26
DD20
DD22
DV22

DA35
DC28
DC30
DD30

DV34

DV46

DV16
DC15

DV28

DD38

BR3
BR4
BT5

DA31
DC33
DC31

DC35
DD37
DA28

CY31
CY33
CV39

AP12

?
?

1545mA

+VCCPRIM_3P3

186mA

DCPRTC

+VCCLDOSTD_OUT_0P85

VCCA_CLKLDO_1V8

90mA

+VCCDPHY_1P24

22mA

+VCCDSW_1P05

3mA

202mA

+VCCRTC
VCCDSW_3P3

5mA
22mA

+VCCPFUSE_3P3

AP12

C96724 *1u/10V_2
C96733 *1u/10V_2

R68495 *0_5%_6

C96758 *1u/10V_2
C96761 *0.1u/6.3V_2

C96764 2.2u/10V_4

C96766 47u/6.3V_6

C96767 4.7u/6.3V_4

C96768 1u/10V_2

R68500 *Short_0402

C96769 1u/10V_2
C96770 0.1u/6.3V_2
C96771 *1u/10V_2

R68505 *Short_0201
R68506 *0_5%_2

TP13294

R68496 *Short_0603

+1.8V_DEEP_SUS
+3V_DEEP_SUS

+1.8V_DEEP_SUS

+1.8V_DEEP_SUS

+3VPCU

+3V_DEEP_SUS

C96931 0.1u/6.3V_2

R68497 *Short_0402

+VCC1.05_OUT_FET

+3V_RTC

C96772 *1u/10V_2
R68501 *Short_0402

R68503 *0_5%_4R68502 *Short_0201

R68507 *Short_0402

R68508 *0_5%_4

+1.8V_DEEP_SUS

+3V_S5

+3VPCU

+3V_DEEP_SUS

+3VPCU

+VCC1.05_OUT_PCH

For DSX/NDSX option

For DSX -->+3VPCU
Non-DSX -->+3V_S5

14

TP13429

R68513
100K_1%_2

+VCCSTG_TERM

Q6654

VRALERT#

R68514 *0_5%_2

R68913 *Short_0201

A A

5

321

PJA138K

H_PROCHOT# [4,33,50,53]

H_PROCHOT#_CCG5 [36]

4

3

R68812 *Short_0805

+1.8V_DEEP_SUS+1.8V_S5

2

+3V_S5 +3V_DEEP_SUS

R68511 *Short_0805

C96773
1u/10V_2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 13/14(PCH POWER)

Date: Sheet of

Date: Sheet of

Date: Sheet of

PROJECT :

1

C96774

0.1u/6.3V_2

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

14 62Tuesday, October 06, 2020

14 62Tuesday, October 06, 2020

14 62Tuesday, October 06, 2020

1A

1A

1A

5

teknisi indonesia

https://vinafix.com/

R68515 14@10K_1%_2

R68517 CRT@10K_1%_2

R68519 NFC@10K_1%_2

D D

R68524 *10K_ 1%_2

R68528 *10K_ 1%_2

C C

R68777 SPIN@ 10K_1%_2

R68793 IR@10K_1%_2

R68858 P2@10K_1%_2

FTPM@10K_1%_2

R68521

BOARD_ID4_TSN[9,25]

R68526 SM@10K_1%_2

BOARD_ID6_MIC_Single[9,25]

R68530 LTE@10K_1%_2

BOARD_ID8_SIM_Type1[13,33,45]

R68771 *10K_ 1%_2

BOARD_ID9_SIM_Type2[13,33,45]

*10K_1%_2

R68773

R68775

SPIN@10K_1%_2

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

BOARD_ID4

BOARD_ID5

BOARD_ID6

BOARD_ID7

BOARD_ID8

BOARD_ID9

BOARD_ID10

BOARD_ID11

BOARD_ID12

BOARD_ID13

BOARD_ID0[9]

BOARD_ID1[9]

BOARD_ID2[9]

BOARD_ID3[9]

BOARD_ID5[9]

BOARD_ID7[9]

R68957 *Short_0201

R69028 *Short_0201

BOARD_ID10[13]

BOARD_ID11[13]

BOARD_ID12[13]

BOARD_ID13[13]

4

R68516 15@10K_1%_2

R68518 CRT_N@10K_1%_2

R68520 NFC_N@10K_1%_2

R68522 DTPM@10K_1%_2

R68525 10K_1%_2

R68527 SM_N@10K_1%_2

R68529 10K_1%_2

R68531 LTE_N@10K_1%_2

R68772 10K_1%_2

R68774

R68776 SPIN_N@10K_1%_2

R68778

R68794 IR_N@10K_1%_2

R68859 N1@10K_1%_2

10K_1%_2

SPIN_N@10K_1%_2

+3V_DEEP_SUS

3

+1.8V_DEEP_SUS

2

Low

BOARD_ID0

BOARD_ID1

14@

CRT@

NFC@BOARD_ID2

BOARD_ID3

BOARD_ID4

BOARD_ID5

BOARD_ID6

BOARD_ID7 LTE_N@

BOARD_ID8

BOARD_ID9

FTPM@ DTPM@

TSN@
(Cable control)

SM@ SM_N@

MIC_Single@
(Cable control)

LTE@

SIM Card type

BOARD_ID10

BOARD_ID11

BOARD_ID12

BOARD_ID13

SPIN@

IR@ IR_N@

P2@ N1@

15@

CRT_N@

NFC_N@

TSN_N@
(Default)

MIC_Dual@
(default)

11 : no support LTE
10 : u-SIM
01 : e-SIM
00 : u-SIM+e-SIM

SEN_HUB_N@SEN_HUB@

SPIN_N@

High

DGPU_PW_CTRL#

DGPU_PW_CTRL#[13]

R68779 EV@ 100K_1%_2

UMA Only

UMA Only

high

GPU power is control by PCH
GPIO (Discrete, SG or Optimize)

low

DGPU_PW_CTRL#

DGPU_PW_CTRL#

0

1

R68780 IV@ 1K_1%_2

Setup

VGA H/W

Menu

Signal

Hidden1

UMA

GPU

Hidden

15

+3V

UMA boot

GPU bootSG/Optimise

Boot Strap 0/1/2/3

Boot Strap 0

Table

B B

SML0_ALERT#[9]

GPP_C5

+3V_DEEP_SUS

R68536
*4.7K_1%_2

Checklist PU

R68540
*20K_1%_2

iPD

Table Table Table

+3V_DEEP_SUS +3V_DEEP_SUS +3V_DEEP_SUS

R68537
*4.7K_1%_2

R68541
*20K_1%_2

PD iPD iPD

i

Boot Strap 2 Boot Strap 3 GPP_H2Boot Strap 1 GPP_H0

GPP_H1[4] GPP_H2[4]GPP_H0[4]

GPP_H1

R68538
*4.7K_1%_2

R68542
*20K_1%_2

R68539
*4.7K_1%_2

R68543
*20K_1%_2

Boot Strap

0000

0010

0100

000

1

1100

4-bit boot strap configuration encodings

BIOS/CSME on SPI & eSPI is enabled

BIOS/CSME on SPI & eSPI is disabled

BIOS on eSPI Peripheral Channel; CSME on master SPI

BIOS/CSME on eSPI

BIOS on eSPI peripheral Channel; CSME on slave SPI

TBT LSX PINS VCCIO CONFIGURATION

Port Voltage

High: 3.3V
Low: 1.8V

A A

GPP_E19 GPP_E21

TBT_LSX0_RXD_Soc[2,35] TBT_LSX1_RXD[2] TBT_LSX2_RXD[2] TBT_LSX3_RXD[2]

+3V_DEEP_SUS +3V_DEEP_SUS +3V_DEEP_SUS +3V_DEEP_SUS

R68365
*4.7K_1%_2

R68372
*20K_1%_2

iPD iPD iPD iPD

5

Port Voltage Port Voltage Port Voltage

High: 3.3V
Low: 1.8V

R68366
*4.7K_1%_2

R68373
*20K_1%_2

4

High: 3.3V
Low: 1.8V

GPP_D10 GPP_D12

R68367

4.7K_1%_2

TCP HDMI/3.3Vno use no useTCP Intel B.B/1.8V

R68374
*20K_1%_2

High: 3.3V
Low: 1.8V

3

R68368
*4.7K_1%_2

R68375
*20K_1%_2

RING OSCILLATOR BYPASS

High: BYPASS MODE ENABLED
Low: RING OSCILLATOR
(QUALIFIED BY DFXTESTMODE)
NO INTERNAL PU/PD

GPP_H3

2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TGL-U 14/14 (BLANK)

Date: Sheet of

Date: Sheet of

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

15 62Tuesday, October 06, 2020

15 62Tuesday, October 06, 2020

15 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

BIOS ROM 16M (CLG)

D D

PCH Side

TPM Side

C C

+3V_SPI

R68591 *1K_1 %_2

C96794
1u/10V_2

+3V_SPI

R68592 *1K_1 %_2

PCH_SPI0_CLK[9]
PCH_SPI0_SI[9,10]
PCH_SPI0_SO[9]
PCH_SPI0_IO2[9,10]
PCH_SPI0_IO3[9,10]
PCH_SPI0_CS0#[9]
SPI_TPM_CS#[9]

SPI_TPM_CS#_TPM[30]

C96793

0.1u/6.3V_2

BIOS_WP#
HOLD#

TPM_SPI0_CLK[30]
TPM_SPI0_SI[30]
TPM_SPI0_SO[30]

+3V_SPI

R68789 *Short_0603

U6546

8

VCC

3

DO(IO1)

WP(IO2)

7

HOLD(IO3)

4

GND

XX@vpro_32M/non-vpro_16M

DI(IO0)

CLK

CS

R68571 *Short_0201
R68573 *Short_0201
R68575 *Short_0201
R68577 *Short_0201
R68579 *Short_0201
R68581 *Short_0201

R68583 15_1%_2
R68585 15_1%_2
R68587 15_1%_2

R68921 *Short_0201

SPI0_SI_R

5

SPI0_SO_R

2

SPI0_CS0#_R

1

SPI0_CLK_R

6

+3V_DEEP_SUS

C96795
22p/25V_2

PCH_SPI0_CLK_R
PCH_SPI0_SI_R
PCH_SPI0_SO_R
PCH_SPI0_IO2_R
PCH_SPI0_IO3_R
PCH_SPI0_CS0#_R

Branching
100mil

R68572 15_1%_2
R68574 15_1%_2
R68576 15_1%_2
R68578 49.9_1%_2
R68580 49.9_1%_2

R68582 *Short_0201

R68584 100_1%_2
R68586 100_1%_2
R68588 100_1%_2

R68589 *Short_0201

1

TP13311

1

TP13312

1

TP13313

1

TP13314

1

TP13315

1

TP13316

SPI0_CS0#_R
SPI0_CLK_R
SPI0_SI_R

SPI0_SO_R

BIOS_WP#
HOLD#

SPI0_CLK_R
SPI0_SI_R
SPI0_SO_R

BIOS_WP#
HOLD#

ROM

SPI0_CS0#_R

PCH_SPI1_CLK_R [33]
PCH_SPI1_SI_R [33]
PCH_SPI1_SO_R [33]

PCH_SPI_CS0#_R [33]

EC Side

16

SPI ROM(SO-8)

B B

SPI ROM Socket (SO-8)

+3V_SPI

HOLD#

U6547

8

VCC

3

WP(IO2)

7

HOLD(IO3)

4

GND

*50960-0084N-001

DI(IO0)

DO(IO1)

CLK

SPI0_SI_R

5

SPI0_SO_RBIOS_WP#

2

SPI0_CS0#_R

1

CS

SPI0_CLK_R

6

Vender P/NSize

Socket

DG008000011

SPI ROM(WSON)

SPI ROM Socket (WSON)

U6548

1

A A

SPI0_SO_R

BIOS_WP#

CS

2

IO1/DO

3

IO2/WP

4

GND

IO3/HOLD

H19H2

VCC

IO0/DI

10

8

7

6

CLK

5

*W25Q64FVSSIQ

+3V_SPISPI0_CS0#_R

HOLD#

SPI0_CLK_R

SPI0_SI_R

DFHS08FS046

5

4

Vender P/NSize

Socket

3

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Flash ROM (BIOS,EC)

Date: Sheet of

Date: Sheet of

2

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

16 62Tuesday, October 06, 2020

16 62Tuesday, October 06, 2020

16 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

M_A_A[13:0][3]

D D

M_A_WE#[3]
M_A_CAS#[3]
M_A_RAS#[3]

M_A_ACT#[3]
M_A_PARITY[3]
M_A_ALERT#[3]

+1.2VSUS

PM_THRMTRIP#[4,18,46]

C C

+3V

R225

R226

*0_5%_4

*0_5%_4

CHA_SA1CHA_SA0

R228

R229

*0_4/S

*0_4/S

B B

Follow reference board
DIMM0 SA0,1,2=LLL

+1.2VSUS

C250 1u/10V_2

C252 1u/10V_2

C254 1u/10V_2

C256 1u/10V_2

C267 10u/6.3V_4

C268 10u/6.3V_4

C270 10u/6.3V_4

C272 10u/6.3V_4

C258 *1u/10V_2

A A

C260 *1u/10V_2

C262 *1u/10V_2

C263 *1u/10V_2

C274 *10u/6.3V_4

C276 *10u/6.3V_4

C277 *10u/6.3V_4

C279 *10u/6.3V_4

R227
*0_5%_4

CHA_SA2

R230
*0_4/S

Q6639

+1.2VSUS

+1.2VSUS

5

DDR4_DRAMRST#[3,18]

R69025
*10K_1%_2

2

13

*METR3904-G

M_A_DIM0_ODT0[3]
M_A_DIM0_ODT1[3]

R233 *240_1%_2
R234 *240_1%_2
R235 *240_1%_2
R236 *240_1%_2
R237 *240_1%_2
R238 *240_1%_2
R239 *240_1%_2
R240 *240_1%_2

+1.2VSUS

EC5 180p/25V_2

EC6 180p/25V_2

M_A_BS#0[3]
M_A_BS#1[3]
M_A_BG#0[3]
M_A_BG#1[3]

M_A_CS#0[3]
M_A_CS#1[3]
M_A_CKE0[3]
M_A_CKE1[3]

M_A_CLKP0[3]
M_A_CLKN0[3]
M_A_CLKP1[3]
M_A_CLKN1[3]

SMB_RUN_CLK[9,18,38]
SMB_RUN_DAT[9,18,38]

R224
240_1%_2

PM_EXTTS#0

R69023

M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13

PM_EXTTS#0

C249 *0.1u/6.3V_2

CHA_SA0
CHA_SA1
CHA_SA2

M_A_CB0
M_A_CB1
M_A_CB2
M_A_CB3
M_A_CB4
M_A_CB5
M_A_CB6
M_A_CB7

*0_5%_2

JDIM1A

144
133
132
131
128
126
127
122
125
121
146
120
119
158
151
156
152

162
165

114
143
116
134
108

150
145
115
113

149
157
109
110

137
139
138
140

155
161

253
254

256
260
166

92

91
101
105

88

87
100
104

12

33

54

75
178
199
220
241

96

D4AS0-26001-1P40

M_A_DQSP8

4

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14/WE#
A15/CAS#
A16/RAS#

CS2#/C0/NC
CS3#/C1/NC

ACT#
PARITY
ALERT#
EVENT#
RESET#

BA0
BA1
BG0
BG1

CS0#
CS1#
CKE0
CKE1

CK0
CK0#
CK1
CK1#

ODT0
ODT1

SCL
SDA

SA0
SA1
SA2

CB0/NC
CB1/NC
CB2/NC
CB3/NC
CB4/NC
CB5/NC
CB6/NC
CB7/NC

DM0_n/DBI0_n
DM1_n/DBI1_n
DM2_n/DBI2_n
DM3_n/DBI3_n
DM4_n/DBI4_n
DM5_n/DBI5_n
DM6_n/DBI6_n
DM7_n/DBI7_n
DBI8#

+1.2VSUS +1.2VSUS

4

DDR4 SODIMM 260 PIN

DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48

(260P)

DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

EZIW

DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8

DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7
DQS#8

R231
240_1%_2

M_A_DQSN8

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9

8
7
20
21
4
3
16
17
28
29
41
42
24
25
38
37
50
49
62
63
46
45
58
59
70
71
83
84
66
67
79
80
174
173
187
186
170
169
183
182
195
194
207
208
191
190
203
204
216
215
228
229
211
212
224
225
237
236
249
250
232
233
245
246

13
34
55
76
179
200
221
242
97

11
32
53
74
177
198
219
240
95

M_A_DQ58
M_A_DQ62
M_A_DQ59
M_A_DQ61
M_A_DQ56
M_A_DQ60
M_A_DQ63
M_A_DQ57
M_A_DQ52
M_A_DQ51
M_A_DQ50
M_A_DQ54
M_A_DQ48
M_A_DQ53
M_A_DQ55
M_A_DQ49
M_A_DQ45
M_A_DQ46
M_A_DQ40
M_A_DQ41
M_A_DQ44
M_A_DQ47
M_A_DQ42
M_A_DQ43
M_A_DQ39

M_A_DQ38

M_A_DQ35
M_A_DQ34
M_A_DQ36
M_A_DQ37
M_A_DQ32
M_A_DQ33
M_A_DQ12
M_A_DQ10
M_A_DQ8
M_A_DQ13
M_A_DQ9
M_A_DQ11
M_A_DQ14
M_A_DQ15
M_A_DQ6
M_A_DQ5
M_A_DQ2
M_A_DQ3
M_A_DQ7
M_A_DQ4
M_A_DQ0
M_A_DQ1
M_A_DQ29
M_A_DQ27
M_A_DQ30
M_A_DQ28
M_A_DQ31
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ21
M_A_DQ17
M_A_DQ16
M_A_DQ22
M_A_DQ19
M_A_DQ23
M_A_DQ18
M_A_DQ20

M_A_DQSP7
M_A_DQSP6
M_A_DQSP5
M_A_DQSP4
M_A_DQSP1
M_A_DQSP0
M_A_DQSP3
M_A_DQSP2

M_A_DQSP8

M_A_DQSN7
M_A_DQSN6
M_A_DQSN5
M_A_DQSN4
M_A_DQSN1
M_A_DQSN0
M_A_DQSN3
M_A_DQSN2

M_A_DQSN8

R232
240_1%_2

3

M_A_DQ[63:0] [3]

56-63

48-55

40-47

32-39

8-15

0-7

24-31

16-23

M_A_DQSP[7:0] [3]

M_A_DQSN[7:0] [3]

3

+VDDQ_VTT

C251 1u/10V_2

C253 1u/10V_2

C259 10u/6.3V_4

C255 *1u/10V_2

C257 *1u/10V_2

C261 *10u/6.3V_4

+SMDDR_VREF_DIMM

C264 0.1u/6.3V_2

C265 2.2u/10V_4

+2.5V_SUS

C269 1u/10V_2

C275 10u/6.3V_4

C271 *1u/10V_2

C273 *10u/6.3V_4

+3V

C278 0.1u/6.3V_2

C280 2.2u/10V_4

2.48A

+1.2VSUS

2

JDIM1B

111

VDD1

112

VDD2

117

VDD3

118

VDD4

123

VDD5

124

VDD6

129

VDD7

130

VDD8

135

VDD9

136

VDD10

141

VDD11

142

VDD12

147

VDD13

148

VDD14

153

VDD15

154

VDD16

159

VDD17

160

VDD18

163

VDD19

1

VSS1

5

VSS2

9

VSS3

15

VSS4

19

VSS5

23

VSS6

27

VSS7

31

VSS8

35

VSS9

39

VSS10

43

VSS11

47

VSS12

51

VSS13

57

VSS14

61

VSS15

65

VSS16

69

VSS17

73

VSS18

77

VSS19

81

VSS20

85

VSS21

89
93

99
103
107
167
171
175
181
185
189
193
197
201
205
209
213
217
223
227
231
235
239
243
247
251

263
264

VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47

263

264

DDR4 SODIMM 260 PIN

(260P)

VDDSPD

VPP1
VPP2

VTT

VREFCA

VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94

GND#1
GND#2

255

257
259

258

164

2
6
10
14
18
22
26
30
36
40
44
48
52
56
60
64
68
72
78
82
86
90
94
98
102
106
168
172
176
180
184
188
192
196
202
206
210
214
218
222
226
230
234
238
244
248
252

261
262

+3V

+VDDQ_VTT

+SMDDR_VREF_DIMM

1

+2.5V_SUS

+SMDDR_VREF_DIMM

wide/spacing --> 20mils/20mils

17

VREF DQ0 M1 Solution

+1.2VSUS

R241
1K_1%_2

SM_VREF[3]

2

R242 2_1%_6

C266

0.022u/25V_4

R244 24.9_1%_2

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

+SMDDR_VREF_DIMM

R243
1K_1%_2

DDR4 DIMM0-STD(4.0H)

DDR4 DIMM0-STD(4.0H)

DDR4 DIMM0-STD(4.0H)

R67574 *0_5%_4

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

+VDDQ

17 62Tuesday, October 06, 2020

17 62Tuesday, October 06, 2020

17 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

M_B_A[13:0][3]

M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4

R69022

M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13

PM_EXTTS#1

*0.1u/6.3V_2

CHB_SA0
CHB_SA1
CHB_SA2

M_B_CB0

M_B_CB1
M_B_CB2
M_B_CB3
M_B_CB4
M_B_CB5
M_B_CB6
M_B_CB7

T1
T2

*0_5%_2

M_B_DQSP8

D D

M_B_WE#[3]
M_B_CAS#[3]
M_B_RAS#[3]

M_B_ACT#[3]
M_B_PARITY[3]
M_B_ALERT#[3]

13

*METR3904-G

+1.2VSUS

DDR4_DRAMRST#[3,17]

R25602
R25603
R25604
R25605
R25606
R25608
R25609
R25610

+1.2VSUS

R69024
240_1%_2

PM_EXTTS#1

M_B_BS#0[3]
M_B_BS#1[3]
M_B_BG#0[3]
M_B_BG#1[3]

M_B_CS#0[3]
M_B_CS#1[3]
M_B_CKE0[3]
M_B_CKE1[3]

M_B_CLKP0[3]
M_B_CLKN0[3]
M_B_CLKP1[3]
M_B_CLKN1[3]

M_B_DIM0_ODT0[3]
M_B_DIM0_ODT1[3]

SMB_RUN_CLK[9,17,38]
SMB_RUN_DAT[9,17,38]

C20103

*240_1%_2
*240_1%_2
*240_1%_2
*240_1%_2
*240_1%_2
*240_1%_2
*240_1%_2
*240_1%_2

+1.2VSUS

R1684
*10K_1%_2

Q124

R25598
*0_5%_4

R25601
*0_4/S

2

5

C C

PM_THRMTRIP#[4,17,46]

+3V

R25597

R25596

*0_4/S

*0_5%_4

CHB_SA1CHB_SA0 CHB_SA2

R25600

R25599

*0_5%_4

*0_4/S

B B

Follow reference
board DIMM1
SA0,1,2=LHL

+1.2VSUS

C20104

1u/10V_2

C20107

1u/10V_2

C20110

1u/10V_2

C20113

1u/10V_2

C20122

10u/6.3V_4

C20123

10u/6.3V_4

C20124

10u/6.3V_4

C20125

10u/6.3V_4

C20116

*1u/10V_2

C20118

*1u/10V_2

C20120

A A

*1u/10V_2

C20121

*1u/10V_2

C20126

*10u/6.3V_4 R25611

C20127

*10u/6.3V_4

C20128

*10u/6.3V_4

C20129

*10u/6.3V_4

144
133
132
131
128
126
127
122
125
121
146
120
119
158
151
156
152

162
165

114
143
116
134
108

150
145
115
113

149
157
109
110

137
139
138
140

155
161

253
254

256
260
166

92

91
101
105

88

87
100
104

12

33

54

75
178
199
220
241

96

4

JDIM02A

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/ AP
A11
A12
A13
A14/ WE #
A15/CAS#
A16/RAS#

CS2#/C0/NC
CS3#/C1/NC

ACT #
PAR ITY
ALERT#
EVENT#
RESET#

BA0
BA1
BG0
BG1

CS0#
CS1#
CKE0
CKE1

CK0
CK0#
CK1
CK1#

ODT0
ODT1

SCL
SDA

SA0
SA1
SA2

CB0/NC
CB1/NC
CB2/NC
CB3/NC
CB4/NC
CB5/NC
CB6/NC
CB7/NC

DM0_n/DBI0_n
DM1_n/DBI1_n
DM2_n/DBI2_n
DM3_n/DBI3_n
DM4_n/DBI4_n
DM5_n/DBI5_n
DM6_n/DBI6_n
DM7_n/DBI7_n
DBI8 #

+1.2VSUS

R25607
240_1%_2

4

DDR4 SODIMM 260 PIN

M_B_DQSN8

8

DQ0

7

DQ1

20

DQ2

21

DQ3

4

DQ4

3

DQ5

16

DQ6

17

DQ7

28

DQ8

29

DQ9

41

DQ10

42

DQ11

24

DQ12

25

DQ13

38

DQ14

37

DQ15

50

DQ16

49

DQ17

62

DQ18

63

DQ19

46

DQ20

45

DQ21

58

DQ22

59

DQ23

70

DQ24

71

DQ25

83

DQ26

84

DQ27

66

DQ28

67

DQ29

79

DQ30

80

DQ31

174

DQ32

173

DQ33

187

DQ34

186

DQ35

170

DQ36

169

DQ37

183

DQ38

182

DQ39

195

DQ40

194

DQ41

207

DQ42

208

DQ43

191

DQ44

190

DQ45

203

DQ46

204

DQ47

216

DQ48

215

(260P)

DQ49

228

DQ50

229

DQ51

211

DQ52

212

DQ53

224

DQ54

225

DQ55

237

DQ56

236

DQ57

249

DQ58

250

DQ59

232

DQ60

233

DQ61

245

DQ62

246

DQ63

13

DQS0

34

DQS1

55

DQS2

76

DQS3

179

DQS4

200

DQS5

221

DQS6

242

DQS7

97

DQS8

11

DQS# 0

32

DQS# 1

53

DQS# 2

74

DQS# 3

177

DQS# 4

198

DQS# 5

219

DQS# 6

240

DQS# 7

95

DQS# 8

D4AR0-26001-1P40

+1.2VSUS

M_B_DQ43
M_B_DQ47
M_B_DQ41
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ42

M_B_DQ40

M_B_DQ36
M_B_DQ38
M_B_DQ33

M_B_DQ35

M_B_DQ37

M_B_DQ39

M_B_DQ32

M_B_DQ34

M_B_DQ58

M_B_DQ61

M_B_DQ63

M_B_DQ60

M_B_DQ59

M_B_DQ62

M_B_DQ56

M_B_DQ57

M_B_DQ55

M_B_DQ49

M_B_DQ50

M_B_DQ53

M_B_DQ51

M_B_DQ54

M_B_DQ52

M_B_DQ48

M_B_DQ8

M_B_DQ13

M_B_DQ9

M_B_DQ11

M_B_DQ15

M_B_DQ14

M_B_DQ10

M_B_DQ12

M_B_DQ5

M_B_DQ6

M_B_DQ2

M_B_DQ7

M_B_DQ4

M_B_DQ0

M_B_DQ3

M_B_DQ1

M_B_DQ31

M_B_DQ27

M_B_DQ24

M_B_DQ29

M_B_DQ26

M_B_DQ30

M_B_DQ25

M_B_DQ28

M_B_DQ23

M_B_DQ19

M_B_DQ22

M_B_DQ16

M_B_DQ17

M_B_DQ21

M_B_DQ20

M_B_DQ18

M_B_DQSP5

M_B_DQSP4

M_B_DQSP7

M_B_DQSP6

M_B_DQSP1

M_B_DQSP0

M_B_DQSP3

M_B_DQSP2

M_B_DQSP8

M_B_DQSN5

M_B_DQSN4

M_B_DQSN7

M_B_DQSN6

M_B_DQSN1

M_B_DQSN0

M_B_DQSN3

M_B_DQSN2

M_B_DQSN8

240_1%_2

3

M_B_DQ[63:0] [3]

40-47

32-39

56-63

48-55

8-15

0-7

24-31

16-23

M_B_DQSP[7:0] [3]

M_B_DQSN[7:0] [3]

3

+VDDQ_VTT

C20105

C20108 1u/10V_2

C20117

C20111

C20114

C20119

+SMDDR_VREF_DQ1_M1

C20101

C20102

+2.5V_SUS

C20106

C20112

C20109

C20115

+3V

C20099

C20100

1u/10V_2

10u/6.3V_4

*1u/10V_2

*1u/10V_2

*10u/6.3V_4

0.1u/6.3V_2

2.2u/10V_4

1u/10V_2

10u/6.3V_4

*1u/10V_2

*10u/6.3V_4

0.1u/6.3V_2

2.2u/10V_4

2.48A

2

+1.2VSUS

2

1

JDIM02B

111

VDD1

112

VDD2

117

VDD3

118

VDD4

123

VDD5

124

VDD6

129

VDD7

130

VDD8

135

VDD9

136

VDD10

141

VDD11

142

VDD12

147

VDD13

148

VDD14

153

VDD15

154

VDD16

159

VDD17

160

VDD18

163

VDD19

1

VSS 1

5

VSS 2

9

VSS 3

15

VSS 4

19

VSS 5

23

VSS 6

27

VSS 7

31

VSS 8

35

VSS 9

39

VSS 10

43

VSS 11

47

VSS 12

51

VSS 13

57

VSS 14

61

VSS 15

65

VSS 16

69

VSS 17

73

VSS 18

77

VSS 19

81

VSS 20

85

VSS 21

89
93

99
103
107
167
171
175
181
185
189
193
197
201
205
209
213
217
223
227
231
235
239
243
247
251

263
264

VSS 22
VSS 23
VSS 24
VSS 25
VSS 26
VSS 27
VSS 28
VSS 29
VSS 30
VSS 31
VSS 32
VSS 33
VSS 34
VSS 35
VSS 36
VSS 37
VSS 38
VSS 39
VSS 40
VSS 41
VSS 42
VSS 43
VSS 44
VSS 45
VSS 46
VSS 47

263

264

DDR4 SODIMM 260 PIN

VDDSPD

VPP1
VPP2

VTT

VRE FCA

VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68

(260P)

VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94

GND#1
GND#2

D4AR0-26001-1P40

255

257
259

0.5A

258

600mA

+SMDDR_VREF_DQ1_M1

164

2
6
10
14
18
22
26
30
36
40
44
48
52
56
60
64
68
72
78
82
86
90
94
98
102
106
168
172
176
180
184
188
192
196
202
206
210
214
218
222
226
230
234
238
244
248
252

261
262

+3V

+2.5V_SUS

+VDDQ_VTT

+SMDDR_VREF_DQ1_M1

wide/spacing --> 20mils/20mils

18

VREF DQ0 M1 Solution

+1.2VSUS

R25612
1K_1%_2

SMDDR_VREF_DQ1_M3[3]

R67514 2_1%_6

C20130

0.022u/25V_4

R25614 24.9_1%_2

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet o f

Date: Sheet o f

Date: Sheet o f

+SMDDR_VREF_DQ1_M1

R25615
1K_1%_2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

DDR4 DIMM1-RVS(4.0H)

DDR4 DIMM1-RVS(4.0H)

DDR4 DIMM1-RVS(4.0H)

R67575 *0_5%_4

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

+VDDQ

1A

1A

18 62Tuesday, October 06, 2020

18 62Tuesday, October 06, 2020

18 62Tuesday, October 06, 2020

1A

1

https://vinafix.com/

2

3

4

5

6

7

8

+1.03_GFX

C347 EV@22u/6.3V_6

C363 EV@10u/6.3V_4
C348 EV@10u/6.3V_4
C349 EV@4.7u/6.3V_4
C350 EV@4.7u/6.3V_4

A A

C354 EV@1u/10V_2
C366 EV@4.7u/6.3V_4

PEX_IOVDD + PEX_IOVDDQ = 1.042A

+1V8_GFX_MAIN

PEX_PLL_HVDD +
PEX_SVDD_3V3 = 143mA

B B

C C

D D

+1V8_GFX_MAIN

R307 *EV@200_1%_2

C377 EV@22u/6.3V_6

C379 EV@4.7u/6.3V_4
C381 EV@10u/6.3V_4
C383 EV@10u/6.3V_4 C384 EV@0.22u/6.3V_2
C360 EV@4.7u/6.3V_4

C395 EV@1u/10V_2
C362 EV@1u/10V_2
C399 EV@1u/10V_2
C402 EV@1u/10V_2

R299 *EV@ 0_4/S

C425 EV@0.1u/6.3V_2
C429 EV@4.7u/6.3V_4
C431 EV@4.7u/6.3V_4

VGA_VCCSENSE[56]

VGA_VSSSENSE[56]

PEX_TSTCLK

R311EV@10K_1%_2

R312EV@2.49K_1%_2

PEX_TSTCLK#

TESTMODE

PEX_TERMP

CX300T30001 Change to 0ohm

PEX_PLLVDD = 130mA

1

AA22
AB23
AC24
AD25
AE26
AE27

AA10
AA12
AA13
AA16
AA18
AA19
AA20
AA21
AB22
AC23
AD24

AE25
AF26
AF27

AA8
AA9

AB8

AF22
AE22

AA14
AA15

AD9

AF25

U8A

F2

F1

2

PEX_DVDD

PEX_IOVDD_1
PEX_IOVDD_2
PEX_IOVDD_3
PEX_IOVDD_4
PEX_IOVDD_5
PEX_IOVDD_6

PEX_HVDD

PEX_IOVDDQ_1
PEX_IOVDDQ_2
PEX_IOVDDQ_3
PEX_IOVDDQ_4
PEX_IOVDDQ_5
PEX_IOVDDQ_6
PEX_IOVDDQ_7
PEX_IOVDDQ_8
PEX_IOVDDQ_9
PEX_IOVDDQ_10
PEX_IOVDDQ_11
PEX_IOVDDQ_12
PEX_IOVDDQ_13
PEX_IOVDDQ_14

PEX_PLL_HVDD_1
PEX_PLL_HVDD_2

NC

PEX_SVDD_3V3

VDD_SENSE

GND_SENSE

NC

PEX_TSTCLK_OUT
PEX_TSTCLK_OUT*

NC

PEX_PLLVDD_1
PEX_PLLVDD_2

NVJTAG_SEL

TESTMODE

PEX_TERMP

NC

NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

1/14 PCI_EXPRESS

PEX_WAK E*

PEX_RST*

PEX_CLKREQ*

PEX_REFCLK

PEX_REFCLK*

PEX_TX0

PEX_TX0*

PEX_RX0

PEX_RX0*

PEX_TX1

PEX_TX1*

PEX_RX1

PEX_RX1*

PEX_TX2

PEX_TX2*

PEX_RX2

PEX_RX2*

PEX_TX3

PEX_TX3*

PEX_RX3

PEX_RX3*

PEX_TX4

PEX_TX4*

PEX_RX4

PEX_RX4*

PEX_TX5

PEX_TX5*

PEX_RX5

PEX_RX5*

PEX_TX6

PEX_TX6*

PEX_RX6

PEX_RX6*

PEX_TX7

PEX_TX7*

PEX_RX7

PEX_RX7*

PEX_TX8

PEX_TX8*

PEX_RX8

PEX_RX8*

PEX_TX9

PEX_TX9*

PEX_RX9

PEX_RX9*

PEX_TX10

PEX_TX10*

PEX_RX10

PEX_RX10*

PEX_TX11

PEX_TX11*

PEX_RX11

PEX_RX11*

PEX_TX12

PEX_TX12*

PEX_RX12

PEX_RX12*

PEX_TX13

PEX_TX13*

PEX_RX13

PEX_RX13*

PEX_TX14

PEX_TX14*

PEX_RX14

PEX_RX14*

PEX_TX15

PEX_TX15*

PEX_RX15

PEX_RX15*

GF119GF117

3

AB6

AC7

AC6

AE8
AD8

AC9
AB9

AG6
AG7

AB10
AC10

AF7
AE7

AD11
AC11

AE9
AF9

AC12
AB12

AG9
AG10

AB13
AC13

AF10
AE10

AD14
AC14

AE12
AF12

AC15
AB15

AG12
AG13

AB16
AC16

AF13
AE13

AD17
AC17

AE15
AF15

AC18
AB18

AG15
AG16

AB19
AC19

AF16
AE16

AD20
AC20

AE18
AF18

AC21
AB21

AG18
AG19

AD23
AE23

AF19
AE19

AF24
AE24

AE21
AF21

AG24
AG25

AG21
AG22

VGA_RST#

PEX_CLKREQ#

PEG_RXP1_C
PEG_RXN1_C

PEG_RXP2_C
PEG_RXN2_C

PEG_RXP3_C
PEG_RXN3_C

PEG_RXP4_C
PEG_RXN4_C

C364 *EV@ 0.1u/6.3V_2

R296 *EV@ 0_4/S

R297 EV @10K_1%_2

C370 EV@0.22u/6.3V_2
C358 EV@0.22u/6.3V_2

C382 EV@0.22u/6.3V_2

C6556 EV@0.22u/6.3V_2
C6554 EV@0.22u/6.3V_2

C6555 EV@0.22u/6.3V_2
C6557 EV@0.22u/6.3V_2

C413 EV@47u/6.3V_6

C416 EV@47u/6.3V_6

C419 EV@47u/6.3V_6

C422 EV@47u/6.3V_6

C426 EV@47u/6.3V_6

DGPU_HOLD_RST#[9]

PLTRST#[13,28,30,32,33,39,45]

PEGX_RST# [22]

+1V8_AON

CLK_VGA_P [12]
CLK_VGA_N [12]

PEG_RXP1 [11]
PEG_RXN1 [11]

PEG_TXP1 [11]
PEG_TXN1 [11]

PEG_RXP2 [11]
PEG_RXN2 [11]

PEG_TXP2 [11]
PEG_TXN2 [11]

PEG_RXP3 [11]
PEG_RXN3 [11]

PEG_TXP3 [11]
PEG_TXN3 [11]

PEG_RXP4 [11]
PEG_RXN4 [11]

PEG_TXP4 [11]
PEG_TXN4 [11]

+VGPU_CORE+VGPU_CORE

C414 *EV@47u/6.3V_6

C417 *EV@47u/6.3V_6

C420 *EV@47u/6.3V_6

C423 *EV@47u/6.3V_6

C427 *EV@47u/6.3V_6

NVDD = 32.22 ~ 26.66 A

Under GPU

C351 EV@1u/10V_2
C352 EV@1u/10V_2
C353 EV@1u/10V_2
C365 EV@1u/10V_2
C367 EV@4.7u/6.3V_4
C368 EV@4.7u/6.3V_4
C356 EV@4.7u/6.3V_4
C369 EV@4.7u/6.3V_4
C357 EV@4.7u/6.3V_4
C372 EV@4.7u/6.3V_4
C373 EV@4.7u/6.3V_4
C374 EV@4.7u/6.3V_4
C355 EV@47u/6.3V_6
C359 EV@22u/6.3V_6

C385 EV@330u/2V_7343H2.22

+

C387 EV@47u/6.3V_6
C388 EV@10u/6.3V_4
C389 *EV@10u/6.3V_4
C391 *EV@10u/6.3V_4
C393 *EV@10u/6.3V_4
C396 EV@4.7u/6.3V_4
C397 EV@4.7u/6.3V_4
C400 EV@4.7u/6.3V_4
C403 EV@4.7u/6.3V_4

C406 EV@4.7u/6.3V_4
C407 EV@4.7u/6.3V_4
C408 EV@4.7u/6.3V_4
C409 EV@4.7u/6.3V_4
C410 EV@1u/10V_2
C411 EV@1u/10V_2
C412 EV@10u/6.3V_4
C415 EV@10u/6.3V_4
C418 EV@10u/6.3V_4
C421 EV@10u/6.3V_4
C424 EV@10u/6.3V_4
C428 EV@10u/6.3V_4
C430 EV@10u/6.3V_4
C432 EV@10u/6.3V_4

+1V8_AON

U9

1

2

3 5

4

EV@NL17SZ08DFT2G

C433
EV@0.1u/6.3V_2

PEGX_RST#_C PEGX_RST#

+VGPU_CORE

U8E

11/14 NVVDD

K10

VDD_001

K12

VDD_002

K14

VDD_003

K16

VDD_004

K18

VDD_005

L11

VDD_006

L13

VDD_007

L15

VDD_008

L17

VDD_009

M10

VDD_010

M12

VDD_011

M14

VDD_012

M16

VDD_013

M18

VDD_014

N11

VDD_015

N13

VDD_016

N15

VDD_017

N17

VDD_018

P10

VDD_019

P12

VDD_020

P14

VDD_021

P16

VDD_022

P18

VDD_023

R11

VDD_024

R13

VDD_025

R15

VDD_026

R17

VDD_027

T10

VDD_028

T12

VDD_029

T14

VDD_030

T16

VDD_031

T18

VDD_032

U11

VDD_033

U13

VDD_034

U15

VDD_035

U17

VDD_036

V10

VDD_037

V12

VDD_038

V14

VDD_039

V16

VDD_040

V18

VDD_041

R305 *EV@ 0_4/S

net PCIE_CLKREQ_VGA# and PU:10K both remove in CPU side

DGPU_PWROK_1.8V[22]

PEX_CLKREQ#

4

2

3

1

Q9 EV@ PJA138K

R25487 *EV@0_5%_4

PCIE_CLKREQ_VGA# [12]

5

6

C375 EV@0.1u/6.3V_2

C380 EV@4.7u/6.3V_4

C386 EV@22u/6.3V_6

R306

EV@100K_1%_2

L4 EV @HCB1005KF-330T30_3A

AD10

AD7

B19

F11

V5
V6

G1
G2
G3
G4
G5
G6
G7

V1
V2

W1
W2
W3
W4

12

U8C

14/14 XVDD/VDD33

NC_1
NC_2
NC_3

GPCPLL_AVDD

3V3AUX

NC_V5
NC_V6

CONFIGURABLE

POWER CHANNELS

* nc on substrate

NC_G1
NC_G2
NC_G3
NC_G4
NC_G5
NC_G6
NC_G7

NC_V1
NC_V2

NC_W1
NC_W2
NC_W3
NC_W4

1V8_AON

VDD33_1
VDD33_2

VDD18

VDD33_3
VDD33_4

VDD33 = 56mA

G10
G12

C371 EV@0.1u/6.3V_2

C376 EV@4.7u/6.3V_4
C378 EV@1u/10V_2

G8
G9

1V8_AON

1V8_MAIN

1.8V

3V3_SYS

NVVDD

NVVDDS

PEX_VDD

1.0V

FBVDD/Q

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

N17S-G1-A1(PCIE I/F)/NVDD

N17S-G1-A1(PCIE I/F)/NVDD

N17S-G1-A1(PCIE I/F)/NVDD

Date: Sheet of

Date: Sheet of

Date: Sheet of

7

PROJECT :

19

+1V8_GFX_MAIN

+1V8_AON

+1V8_GFX_MAIN

C392 EV@4.7u/6.3V_4
C394 EV@1u/10V_2

C398 EV@0.1u/6.3V_2
C401 EV@0.1u/6.3V_2

Power up
sequence

Power down
sequence

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

19 62Tuesday, October 06, 2020

19 62Tuesday, October 06, 2020

19 62Tuesday, October 06, 2020

8

1A

1A

1A

1

https://vinafix.com/

R313 EV @10K_1%_2

VMA_DQ[63..0][23]

FBA_CMD[31:0][23]

FBA_DBI[7:0][23]

FBA_CMD14

FBA_CMD30

FBA_CMD13

FBA_CMD29

+1.35V_GFX

FBA_EDC[7:0][23]

R316 EV @10K_1%_2

R314 EV @10K_1%_2

R315 EV @10K_1%_2

R317 EV @10K_1%_2

1 2

L5 *EV @HCB1608KF-301T20_2A

1 2

L6

A A

B B

C C

FB_PLLAVDD = 55mA
FB_DLLAVDD = 15mA

+1V8_GFX_MAIN

D D

VMA_DQ[63..0]

FBA_CMD[31:0]

FBA_DBI[7:0]

FBA_EDC[7:0]

+1.35V_GFX

R321 *EV@60.4_1%_2
R322 *EV@60.4_1%_2

VMA_CLK0[23]
VMA_CLK0#[23]
VMA_CLK1[23]
VMA_CLK1#[23]

VMA_WCK01[23]
VMA_WCK01#[23]
VMA_WCK23[23]
VMA_WCK23#[23]
VMA_WCK45[23]
VMA_WCK45#[23]
VMA_WCK67[23]
VMA_WCK67#[23]

EV@HCB1005KF-330T30_3A

C453 EV @22u/6.3V_4
C454 EV @0.1u/6.3V_2
C455 EV @0.1u/6.3V_2
C456 EV @0.1u/6.3V_2

PS_FB_CLAMP

+FB_PLLAVDD

FBA_CMD0
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30
FBA_CMD31

VMA_WCK01
VMA_WCK01#
VMA_WCK23
VMA_WCK23#
VMA_WCK45
VMA_WCK45#
VMA_WCK67
VMA_WCK67#

2

C27
C26
E24

F24
D27
D26

F25

F26

F23
G22
G23
G24

F27
G25
G27
G26

M24
M23

K24
K23

M27
M26
M25

K26
K22

J23

J25

J24
K27
K25

J27

J26

F22

J22

D24
D25
N22

M22

D18
C18
D17
D16

T24
U24
V24
V25

F16

P22

H22

U8B

F3

FB_CLAMP

FBA_CMD0
FBA_CMD1
FBA_CMD2
FBA_CMD3
FBA_CMD4
FBA_CMD5
FBA_CMD6
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD10
FBA_CMD11
FBA_CMD12
FBA_CMD13
FBA_CMD14
FBA_CMD15
FBA_CMD16
FBA_CMD17
FBA_CMD18
FBA_CMD19
FBA_CMD20
FBA_CMD21
FBA_CMD22
FBA_CMD23
FBA_CMD24
FBA_CMD25
FBA_CMD26
FBA_CMD27
FBA_CMD28
FBA_CMD29
FBA_CMD30
FBA_CMD31

FBA_DEBUG0
FBA_DEBUG1

FBA_CLK0
FBA_CLK0*
FBA_CLK1
FBA_CLK1*

FBA_WC K01
FBA_WC K01*
FBA_WC K23
FBA_WC K23*
FBA_WC K45
FBA_WC K45*
FBA_WC K67
FBA_WC K67*

FB_PLLAVDD_1

FB_PLLAVDD_2

FB_DLLAVDD

FBA_CMD34
FBA_CMD35

GF119NC

GF117

GF119

GF117FB_PLLAVDD

3

GNDS_SENSE

2/14 FBA

FBA_D0
FBA_D1
FBA_D2
FBA_D3
FBA_D4
FBA_D5
FBA_D6
FBA_D7
FBA_D8

FBA_D9
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D16
FBA_D17
FBA_D18
FBA_D19
FBA_D20
FBA_D21
FBA_D22
FBA_D23
FBA_D24
FBA_D25
FBA_D26
FBA_D27
FBA_D28
FBA_D29
FBA_D30
FBA_D31
FBA_D32
FBA_D33
FBA_D34
FBA_D35
FBA_D36
FBA_D37
FBA_D38
FBA_D39
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
FBA_D48
FBA_D49
FBA_D50
FBA_D51
FBA_D52
FBA_D53
FBA_D54
FBA_D55
FBA_D56
FBA_D57
FBA_D58
FBA_D59
FBA_D60
FBA_D61
FBA_D62
FBA_D63

FBA_DQM0
FBA_DQM1
FBA_DQM2
FBA_DQM3
FBA_DQM4
FBA_DQM5
FBA_DQM6
FBA_DQM7

FBA_DQS_W P0
FBA_DQS_W P1
FBA_DQS_W P2
FBA_DQS_W P3
FBA_DQS_W P4
FBA_DQS_W P5
FBA_DQS_W P6
FBA_DQS_W P7

FBA_DQS_RN0
FBA_DQS_RN1
FBA_DQS_RN2
FBA_DQS_RN3
FBA_DQS_RN4
FBA_DQS_RN5
FBA_DQS_RN6
FBA_DQS_RN7

E18
F18
E16
F17
D20
D21
F20
E21
E15
D15
F15
F13
C13
B13
E13
D13
B15
C16
A13
A15
B18
A18
A19
C19
B24
C23
A25
A24
A21
B21
C20
C21
R22
R24
T22
R23
N25
N26
N23
N24
V23
V22
T23
U22
Y24
AA24
Y22
AA23
AD27
AB25
AD26
AC25
AA27
AA26
W26
Y25
R26
T25
N27
R27
V26
V27
W27
W25

D19
D14
C17
C22
P24
W24
AA25
U25

E19
C15
B16
B22
R25
W23
AB26
T26

F19
C14
A16
A22
P25
W22
AB27
T27

VMA_DQ0
VMA_DQ1
VMA_DQ2
VMA_DQ3
VMA_DQ4
VMA_DQ5
VMA_DQ6
VMA_DQ7
VMA_DQ8
VMA_DQ9
VMA_DQ10
VMA_DQ11
VMA_DQ12
VMA_DQ13
VMA_DQ14
VMA_DQ15
VMA_DQ16
VMA_DQ17
VMA_DQ18
VMA_DQ19
VMA_DQ20
VMA_DQ21
VMA_DQ22
VMA_DQ23
VMA_DQ24
VMA_DQ25
VMA_DQ26
VMA_DQ27
VMA_DQ28
VMA_DQ29
VMA_DQ30
VMA_DQ31
VMA_DQ32
VMA_DQ33
VMA_DQ34
VMA_DQ35
VMA_DQ36
VMA_DQ37
VMA_DQ38
VMA_DQ39
VMA_DQ40
VMA_DQ41
VMA_DQ42
VMA_DQ43
VMA_DQ44
VMA_DQ45
VMA_DQ46
VMA_DQ47
VMA_DQ48
VMA_DQ49
VMA_DQ50
VMA_DQ51
VMA_DQ52
VMA_DQ53
VMA_DQ54
VMA_DQ55
VMA_DQ56
VMA_DQ57
VMA_DQ58
VMA_DQ59
VMA_DQ60
VMA_DQ61
VMA_DQ62
VMA_DQ63

FBA_DBI0
FBA_DBI1
FBA_DBI2
FBA_DBI3
FBA_DBI4
FBA_DBI5
FBA_DBI6
FBA_DBI7

FBA_EDC0
FBA_EDC1
FBA_EDC2
FBA_EDC3
FBA_EDC4
FBA_EDC5
FBA_EDC6
FBA_EDC7

4

FBVDDQ + FBVDD = 3.116A

C449 EV@1u/10V_2
C438 EV@1u/10V_2
C439 EV@1u/10V_2
C447 EV@1u/10V_2
C440 EV@1u/10V_2
C441 EV@1u/10V_2
C442 EV@1u/10V_2
C450 EV@1u/10V_2
C443 EV@10u/6.3V_4
C444 EV@10u/6.3V_4
C448 EV@10u/6.3V_4
C451 EV@22u/6.3V_6
C445 *EV@22u/6.3V_6
C446 *EV@22u/6.3V_6

5

G13
G14
G15
G16
G18
G19
G20
G21

M21

W21

B26
C25
E23
E26
F14
F21

H24
H26

J21
K21
L22
L24
L26

N21
R21
T21
V21

U8D

12/14 FBVDDQ

FBVDDQ_01
FBVDDQ_02
FBVDDQ_03
FBVDDQ_04
FBVDDQ_05
FBVDDQ_06
FBVDDQ_07
FBVDDQ_08
FBVDDQ_09
FBVDDQ_10
FBVDDQ_11
FBVDDQ_12
FBVDDQ_13
FBVDDQ_14
FBVDDQ_15
FBVDDQ_16
FBVDDQ_17
FBVDDQ_18
FBVDDQ_19
FBVDDQ_20
FBVDDQ_21
FBVDDQ_22
FBVDDQ_23
FBVDDQ_24
FBVDDQ_25
FBVDDQ_26
FBVDDQ_27

FB_CAL_PD_VDDQ

FB_CAL_PU_GND

FB_CAL_TERM_GND

+1.35V_GFX

For support GC6 2.0

DGPU_PWR_EN[9,58]

GPU_PWR_GD[22,56,58]

GC6_FB_EN_Q[9,22]

R323 *EV@0_5%_4

R324 *EV@0_4/S

D22

C24

B25

U11

6

FB_CAL_PD_VDDQ

FB_CAL_PU_GND

FB_CAL_TERM_GND

+3V

2

1

EV@NL17SZ32DFT2G

3 5

R318 EV@40.2_1%_2

R319 EV@40.2_1%_2

R320 EV@60.4_1%_2

C452
EV@0.1u/6.3V_2

4

7

+1.35V_GFX

FBVDD_EN

R325
EV@100K_1%_2

A2
AB17
AB20
AB24

AC2
AC22
AC26

AC5

AC8
AD12
AD13

A26
AD15
AD16
AD18
AD19
AD21
AD22
AE11
AE14
AE17
AE20
AB11

AF1
AF11
AF14
AF17
AF20
AF23

AF5

AF8

AG2

AG26
AB14

B1
B11
B14
B17
B20
B23
B27

B5

B8
E11
E14
E17

E2
E20
E22
E25

E5

E8

H2

H23
H25

H5
K11
K13
K15
K17
L10
L12
L14
L16
L18

L2
L23
L25

L5

M11

R25469 *EV@0_4/S

U8F

13/14 GND

GND_001
GND_005
GND_006
GND_007
GND_008
GND_009
GND_010
GND_011
GND_012
GND_013
GND_014
GND_002
GND_015
GND_016
GND_017
GND_018
GND_019
GND_020
GND_021
GND_022
GND_023
GND_024
GND_003
GND_025
GND_026
GND_027
GND_028
GND_029
GND_030
GND_031
GND_032
GND_033
GND_034
GND_004
GND_035
GND_036
GND_037
GND_038
GND_039
GND_040
GND_041
GND_042
GND_043
GND_044
GND_045
GND_046
GND_047
GND_048
GND_049
GND_050
GND_051
GND_052
GND_053
GND_054
GND_055
GND_056
GND_057
GND_058
GND_059
GND_060
GND_061
GND_062
GND_063
GND_064
GND_065
GND_066
GND_067
GND_068
GND_069
GND_070

8

M13

GND_071

M15

GND_072

M17

GND_073

N10

GND_074

N12

GND_075

N14

GND_076

N16

GND_077

N18

GND_078

P11

GND_079

P13

GND_080

P15

GND_081

P17

GND_082

P2

GND_083

P23

GND_084

P26

GND_085

P5

GND_086

R10

GND_087

R12

GND_088

R14

GND_089

R16

GND_090

R18

GND_091

T11

GND_092

T13

GND_093

T15

GND_094

T17

GND_095

U10

GND_096

U12

GND_097

U14

GND_098

U16

GND_099

U18

GND_100

U2

GND_101

U23

GND_102

U26

GND_103

U5

GND_104

V11

GND_105

V13

GND_106

V15

GND_107

V17

GND_108

Y2

GND_109

Y23

GND_110

Y26

GND_111

Y5

GND_112

AA7

GND_F

AB7

GND_H

FBVDDQ_EN [57]

20

1

2

3

FB_VREF_PROBE

L.H

Quanta Computer Inc.

Quanta Computer Inc.

D23

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

N17S-G1-A1(MEMORY/GND)

N17S-G1-A1(MEMORY/GND)

N17S-G1-A1(MEMORY/GND)

Date: Sheet of

Date: Sheet of

4

5

6

Date: Sheet

7

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

20 62Tuesday, October 06, 2020

20 62Tuesday, October 06, 2020

20 62Tuesday, October 06, 2020

8

1A

1A

1A

1

Vinafix.com

https://vinafix.com/

U8G

4/14 IFPAB

GF119

AA6

IFPAB_RSET

TP9033

TP9032

A A

TP9031

TP9030

B B

V7

IFPAB_PLLVDD_1

W7

IFPAB_PLLVDD_2

W6

IFPA_IOVD D

Y6

IFPB_IOVD D

GF117

NC

NC

NC

GF117GF119

NC

NC

IFPAB

U8H

5/14 IFPC

GF119

T6

IFPC_RSET

M7

IFPC_PLLVDD_1

N7

IFPC_PLLVDD_2

C C

P6

IFPC_IOVD D

U8I

6/14 IFPD

GF119

U6

IFPD_RSET

T7

IFPD_PLLVDD_2

R7

IFPD_PLLVDD_1

IFPD

D D

R6

IFPD_IOVD D

NC

1

GF119

GF117

GF117

GF117

NC

NC
NC

NC

NC

NC

NC

2

GF117

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC

DVI/HDMI DP

I2CW_SDA

NC

I2CW_SCL

NC

NC
NC

NC
NC

NC
NC

NC
NC

NC

GF117

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC

2

GF119

IFPA_TXD0*

IFPA_TXD0

IFPA_TXD1*

IFPA_TXD1

IFPA_TXD2*

IFPA_TXD2

IFPA_TXD3*

IFPA_TXD3

IFPB_TXD4*

IFPB_TXD4

IFPB_TXD5*

IFPB_TXD5

IFPB_TXD6*

IFPB_TXD6

IFPB_TXD7*

IFPB_TXD7

TXD0
TXD0

TXD1
TXD1

TXD2
TXD2

I2CX_SDA
I2CX_SCL

IFPA_TXC*

IFPA_TXC

IFPB_TXC*

IFPB_TXC

GPIO14

TXC
TXC

TXC
TXC

TXD0
TXD0

TXD1
TXD1

TXD2
TXD2

AC4
AC3

Y3
Y4

AA2
AA3

AA1
AB1

AA5
AA4

AB4
AB5

AB2
AB3

AD2
AD3

AD1
AE1

AD5
AD4

B3

IFPC

GF119GF117

IFPC_AUX_I2CW_SDA*

IFPC_AUX _I2CW_SCL

IFPC_L3*

IFP C_L3

IFPC_L2*

IFP C_L2

IFPC_L1*

IFP C_L1

IFPC_L0*

IFP C_L0

GPIO15

GF119

DPDVI/HDMI

IFPD_AUX_I2CX_SDA*

IFPD_AUX_I2CX_SCL

IFPD_L3*

IFP D_L3

IFPD_L2*

IFP D_L2

IFPD_L1*

IFP D_L1

IFPD_L0*

IFP D_L0

GPIO17

3

N5
N4

N3

+1V8_GFX_MAIN

N2

R3
R2

R1
T1

T3
T2

+1V8_GFX_MAIN

C3

P4
P3

R5
R4

T5
T4

U4
U3

V4
V3

D4

3

GF117

4

GF117

NC
NC

NC

NC
NC

NC

NC
NC

NC

NC
NC

NC
NC

U8J

7/14 IFPEF

J7

IFPEF_PLLVDD_1

K7

IFPEF_PLLVDD_2

K6

IFPEF_RSET

GF119

IFPE

GF119

IFPF

GF117

NC

GF117

NC

NC
NC

NC
NC

NC
NC

NC
NC

NC
NC

NC

H6

J6

IFPE_IOVDD

IFPF_IOVDD

PLLVDD = 38mA

1 2

L7 EV@HCB1005KF-330T30_3A

C457 EV@0.1u/6.3V_2
C458 *EV@22u/6.3V_4

SP_PLLVDD = 17mA

1 2

L8 EV@HCB1005KF-330T30_3A

C459 EV@0.1u/6.3V_2
C460 EV@0.1u/6.3V_2
C461 *EV@10u/6.3V_4
C462 *EV@47u/6.3V_6

VID_PLLVDD = 41mA

R331 EV@10K _1%_2

4

5

DVI-DL

I2CY_SDA
I2CY_SCL

TXC
TXC

TXD0
TXD0

TXD1
TXD1

TXD2
TXD2

HPD_ENC

DVI-DL

TXD3
TXD3

TXD4
TXD4

TXD5
TXD5

R329 *EV@0_4/S

XTAL_SSIN

27M_XTAL_IN 27M_XTAL_OUT

DVI-SL/HDMI

I2CY_SDA
I2CY_SCL

TXC
TXC

TXD0
TXD0

TXD1
TXD1

TXD2
TXD2

DVI-SL/HDMI

I2CZ_SDA
I2CZ_SCL

TXC
TXC

TXD0
TXD0

TXD1
TXD1

TXD2
TXD2

NV_PLLVDD
SP_PLLVDD

GF119

HPD_E

GF119

HPD_F

IFPE_AUX_I2CY_SDA*

IFPE_AUX_I2CY_SCL

IFPF_AUX_I2CZ_SDA*

U8M

9/14 XTAL_PLL

L6

CORE_PLLVDD

M6

SP_PLLVDD

N6

VID_PLLVDD

A10

XTAL_SSIN

C11

XTAL_IN

DP

IFPE_L3*

IFPE_L3

IFPE_L2*

IFPE_L2

IFPE_L1*

IFPE_L1

IFPE_L0*

IFPE_L0

GPIO18

DP

IFPF_AUX_I2CZ_SCL

IFPF_L3*

IFPF_L3

IFPF_L2*

IFPF_L2

IFPF_L1*

IFPF_L1

IFPF_L0*

IFPF_L0

GPIO19

NC

5

GF119

GF117

J3
J2

J1
K1

K3
K2

M3
M2

M1
N1

C2

H4
H3

J5
J4

K5
K4

L4
L3

M5
M4

F7

6

U8K

3/14 DACA

GF119

W5

DACA_VDD

AE2

DACA_VREF

AF2

DACA_RSET

XTAL_OUTBUFF

XTAL_OUT

6

C10

B10

GF117

TSEN_VREF

BXTALOUT

NC

NC

27M_XTAL_IN
27M_XTAL_OUT

7

GF119

GF117

NC
NC

NC
NC

NC

NC

NC

R330 *EV@10K_1%_2

R332 EV@10K_1%_2

Size Document N umber Rev

Size Document N umber Rev

Size Document N umber Rev

Date: Sheet of

Date: Sheet o f

Date: Sheet o f

7

I2C A_SC L

B7

I2CA _SCL

I2C A_SD A

A7

I2CA _SDA

DACA_HSYNC

DACA_GREEN

AE3
AE4

DACA_VSYNC

AG3

DACA_RED

AF4

AF3

DACA_BLUE

+1V8_AON

4

3

Y3
EV@27MHZ/10ppm

1

2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

N17S-G1-A1(DISPLAY)

N17S-G1-A1(DISPLAY)

N17S-G1-A1(DISPLAY)

8

21

R326 EV@10K_1%_2

R25492 *EV @10K_1%_2

C463 EV@12p/50V_4

C464 EV@12p/50V_4

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

21 62Tuesday, October 06, 2020

21 62Tuesday, October 06, 2020

21 62Tuesday, October 06, 2020

8

+1V8_AON

1A

1A

1A

1

https://vinafix.com/

U8L

10/14 MISC2

NC

TP65
TP66

A A

TP69

TP68

JTAG_TCK

TP70

JTAG_TMS

TP71

JTAG_TDI

TP72

JTAG_TDO

TP73

B B

C C

D D

JTAG_TRST#

+1V8_AON

PEGX_RST#[19]

DGPU_PROCHOT _EC#

DGPU_PSI[56]

DGPU_PWR _EN[9,20,58]

E10
F10

STRAP0
STRAP1
STRAP2
STRAP3
STRAP4

STRAP5

E12

THERM-

F12

THERM+

AE5
AD6
AE6
AF6
AG4

R382 *EV@0_5%_ 4

R384 *EV@0_4/S

VGA_OVT#

R25322
EV@10K_1%_2

GC6_FB_EN

JTAG_TRST#

GPIO10_VREF

1

VMON_IN0
VMON_IN1

D1

STRAP0

D2

STRAP1

E4

STRAP2

E3

STRAP3

D3

STRAP4

GF119

C1

STRAP5

F6

MULTI_STRAP_REF0_GND

F4

MULTI_STRAP_REF1_GND

F5

MULTI_STRAP_REF2_GND

U8N

8/14 MISC1

THERMDN

THERMDP

JTAG_TCK
JTAG_TMS
JTAG_TDI
JTAG_TDO
JTAG_TRST*

+1V8_AON+ 1V8_AON +3V

Q6512
EV@PJE138K

R394 EV@10K_1%_2

R396 EV@10K_1%_2

R398 EV@100K_1%_2

DGPU_PSI

DGPU_PWR _EN

GF117

GF119

Q15
*EV@DMG1012T-7

321

NC

SYS_PEX_RST_MON*

MEM_VDD_CTL

321

2

NC

GF117

NC

VDDS_SENSE

NC

NC

GF117

NC
NC

NVVDD_PWM
GC6_FB_EN
GPU_EVENT*
NVDDS_PWM
1V8_MAIN_EN
FRM_CLK*
NVVDD_PSI*
LCD_BL_PWM
OVERT =========
THERM_ALERT*
MEM_VREF_CTL
LCD_VDD
PWR_LEVEL
LCD_BLEN

GF117

NC
NC
NC

R385 *EV@4.7K_1%_2

DGPU_OVT#_EC

R378
*EV@10K_1%_2

dGPU_OPP# [33]

2

ROM_CS*

ROM_SI

ROM_SO

ROM_SCLK

BUFRST*

NC

PGOOD

MEM_VDD_CTL/
GPIO8

I2CS_SCL

I2CS_SDA

I2CC_SCL

I2CC_SDA

GF119

I2CB_SCL

I2CB_SDA

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7

GPIO8/OVERT

GPIO9
GPIO10
GPIO11
GPIO12
GPIO13

GF119

GPIO16
GPIO20
GPIO21

3

+1V8_AON

ROM_CS

D12

ROM_SI

B12

ROM_SO

A12

ROM_SCLK

C12

D11

D10

E9

CEC

GPUT_CLK_L

D9

GPUT_DATA_L

D8

DGPU_EDIDCLK

A9

DGPU_EDIDDATA

B9

N12E_SCL

C9

N12E_SDA

C8

GPU_GPIO0

C6

GC6_FB_EN_N 17 GC 6_FB_EN

B2
D6
C7
F9
A3
A4
B6

VGA_OVT#

A6
F8

ALERT
GPIO10_VREF

C5
E7

DGPU_PROCHOT _EC#

D7
B4

GPU_PEX_RST_H OLD#

D5
E6

GPU_GPIO21

C4

TP13169

GPU_EVENT#

DGPU_PSI

VGA_OVT#

ALERT

GPU_PEX_RST_H OLD#

GPU_EVENT#_GPU

1V8_MAIN_EN

GPU_GPIO21

TP67

R363 EV@2.2K_5%_2
R366 EV@2.2K_5%_2

R367 EV@2.2K_5%_2
R368 EV@2.2K_5%_2

R370 *EV@0_4/S
R372 *EV@0_4/S
R373 *EV@0_4/S

R374 *EV@0_4/S

R376 *EV@0_4/S

+3V

GC6_FB_EN

2

R25482 *EV@10K_1%_2

R391 EV@10K_1%_2

R395 EV@10K_1%_2

R397 EV@10K_1%_2

R399 *EV@10K_1%_2

R25490 EV@10K_ 1%_2

R403 EV@10K_1%_2

R404 EV@10K_1%_2

+3V

R386
EV@10K_1%_2

3

Q16
EV@DMG1012T-7

1

3

R339 *EV@0_4/S

ROM_SO

ROM_SI

ROM_SCLK

PWM-VID

GPU_EVENT#_GPU GPU_EVENT#GPU_GPIO2

1V8_MAIN_EN1V8_MAIN_EN_N17

DGPU_PSIGPU_GPIO6

GPIO10_VREF [23]

3

2

1

+3V

+1V8_AON

R343
EV@100K_1%_2

R351
*EV@100K_1%_2

R364 *EV@0_4/S

PWM-VID [56]

2

1

D4 EV@RB500V-40

1V8_MAIN_EN [56,58]

GC6_FB_EN_Q

Q14
EV@DMG1012T-7

4

R341
EV@100K_1%_2

R350
*EV@30.1K_1%_4

GC6_FB_EN_Q [9,20]

GPU_PWR_ GD[20,56,58]

4

+1V8_AON

GPU_EVENT# [4 ]

HWPG_1.35 VGFX

R342
EV@100K_1%_2

R352
EV@100K_1%_2

ROM_SO

H H M

5

ROM_SI

STRAP0
STRAP1
STRAP2
STRAP3
STRAP4
STRAP5

ROM_SCLK

R344

XX@100K_1%_2

R353

XX@100K_1%_2

MBDATA[33,50]

MBCLK[33,50 ]

SOR3_E SOR2_E

R345

XX@100K_1%_2

R354

XX@100K_1%_2

+1V8_AON

0

6

Q13

6

2

5

EV@PJX138K

SOR1_E

00

R346

XX@100K_1%_2

R355

XX@100K_1%_2

1

43

SOR0_E

0

R347
*EV@100K_1%_2

R356
EV@100K_1%_2

R362 EV@4.7K_1%_2

GPUT_DATA_L

GPUT_CLK_L

R365 EV@4.7K_1%_2

R348
*EV@100K_1%_2

R357
EV@100K_1%_2

7

+1V8_AON

Vendor

Micron

Hynix

STRAP4LLSTRAP3STRAP5

L

STRAP[2:0] VRAM Table for N17S-G0(MX230)/G3(MX330) GDDR5 Recommended Memories

RAMCFG
[2:0]

0x9

0xA Hynix A dieGDDR5

0x3

R69111

R69112

DESCRIPTION Vendor

GDDR5

GDDR5

*EV@0_5%_2

*EV@0_5%_2

5

SMB_ALT_ADDR DEVID_SEL PCIE_CFG VGA_D EVICE

0 0 0 0

Vendor P/N

MT51J256M32HF-80:B

H5GC8H24AJR-R2C

K4G80325FC-HC25

R69109 *EV@Sh ort_0201

+1V8_AON

RG79
*EV@10K_1%_2

34

5

QG17A
*EV@PJX138K

R69110

321

6

*EV@0_5%_2

HWPG_1.35 VGFX[5 7]

EV@10K_1%_2

1

2

DG4
EV@BAT54AW-L

Micron B die

Samsung C die

+1V8_AON

RG77

3

+1.8V

QG15 EV@DMG1012T- 7

+1V8_AON

2

QPN

?????????

?????????

?????????

RG67
*EV@10K_1%_2

61

QG17B
*EV@PJX138K

DGPU_PWR OK

R25468 *EV@Sh ort_0201

2

1

D13161 *EV@RB500V-40

321

Q6652
EV@2N7002KTB

+3V

DGPU_PWR OK_1.8V

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

7

22

R349
*EV@100K_1%_2

R358
EV@100K_1%_2

+1V8_AON

+1V8_AON

STRAP1STR AP2 STRAP0

L M

M

H

L H

L is Pull down 100K

H is Pull up 100K

M is Pull down 100K and Pull up 100K

DGPU_PWR OK

DGPU_PWR OK_1.8V [19]

R69078
EV@10K_1%_2

+1.8V

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

N17S-G1-A1(GPIO/STRAPS)

N17S-G1-A1(GPIO/STRAPS)

N17S-G1-A1(GPIO/STRAPS)

8

0x0009

L

0x000A

HL

0x0003Samsung

DGPU_PWR OK [9]

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

22 62Tuesday, October 06, 2020

22 62Tuesday, October 06, 2020

22 62Tuesday, October 06, 2020

8

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

MF=0 Non-mirrored

Channel 0
<0-31>

MF=0 Non-mirrored

VMA_DQ[63..0][20]

QD24~31

D D

QD16~23

QD8~15

QD0~7

FBA_CMD9[20]
FBA_CMD6[20]
FBA_CMD7[20]
FBA_CMD4[20]
FBA_CMD3[20]

C C

B B

+1.35V_GFX

R407

EV@549_1%_2

R410

R411

EV@1.33K_1%_2

EV@931_1%_2

FBA_CMD1[20]
FBA_CMD2[20]
FBA_CMD11[20]
FBA_CMD10[20]

VMA_WCK01[20]
VMA_WCK01#[20]

VMA_WCK23[20]
VMA_WCK23#[20]

FBA_EDC3[20]
FBA_EDC2[20]
FBA_EDC1[20]
FBA_EDC0[20]

FBA_DBI3[20]
FBA_DBI2[20]
FBA_DBI1[20]
FBA_DBI0[20]

FBA_CMD12[20]
FBA_CMD15[20]

FBA_CMD14[20]
VMA_CLK0#[20]
VMA_CLK0[20]

FBA_CMD0[20]
FBA_CMD5[20]

R405 EV@120_1%_2

FBA_CMD13[20]

VREFC_VMA1 0.4MM=16mils

FBA_VREFC_1

C505

EV@820p/50V_4

FBA_CMD8[20]

CHANNEL A: 2G/4G GDDR5

FBA_CMD8

M2
M4
N2
N4

T2

T4
U2
U4

M13
M11
N13
N11

T13

T11
U13
U11

F13

F11
E13
E11
B13
B11
A13
A11

F2

F4
E2
E4
B2
B4
A2
A4

J5
K4
K5

K10
K11
H10
H11

H5
H4

D4
D5

P4
P5

R2

R13
C13

C2

P2

P13
D13

D2

G3

L3

J3

J11
J12

G12

L12

J13
J10

J2

J1

A5
U5

A10
U10

J14

J4

VRAM1

DQ31 | DQ7
DQ30 | DQ6
DQ29 | DQ5
DQ28 | DQ4
DQ27 | DQ3
DQ26 | DQ2
DQ25 | DQ1
DQ24 | DQ0
DQ23 | DQ15
DQ22 | DQ14
DQ21 | DQ13
DQ20 | DQ12
DQ19 | DQ11
DQ18 | DQ10
DQ17 | DQ9
DQ16 | DQ8
DQ15 | DQ23
DQ14 | DQ22
DQ13 | DQ21
DQ12 | DQ20
DQ11 | DQ19
DQ10 | DQ18
DQ9 | DQ17
DQ8 | DQ16
DQ7 | DQ31
DQ6 | DQ30
DQ5 | DQ29
DQ4 | DQ28
DQ3 | DQ27
DQ2 | DQ26
DQ1 | DQ25
DQ0 | DQ24

A12/A13
A7/A8 | A0/A10
A6/A11 | A1/A9
A5/BA1 | A3/BA3
A4/BA2 | A2/BA0
A3/BA3 | A5/BA1
A2 /BA0 | A4/BA2
A1/A9 | A6/A11
A0/A10 | A7/A8

WCK01 | WCK23
WCK01 | WCK23

WCK23 | WCK01
WCK23 | WCK01

EDC3 | EDC0
EDC2 | EDC1
EDC1 | EDC2
EDC0 | EDC3

DBI3 | DBI0
DBI2 | DBI1
DBI1 | DBI2
DBI0 | DBI3

RAS | CAS
CAS | RAS

CKE
CK
CK

CS | WE
WE | CS

ZQ
SEN

RESET
MF

NC#A5
NC#U5

VREFD#A10
VREFD#U10

VREFC

ABI

EV@K4G80325FB-HC28_GDDR5_170P

FBA_CMD9
FBA_CMD6
FBA_CMD7
FBA_CMD4
FBA_CMD3
FBA_CMD1
FBA_CMD2
FBA_CMD11
FBA_CMD10

VMA_WCK01
VMA_WCK01#

VMA_WCK23
VMA_WCK23#

FBA_EDC3
FBA_EDC2
FBA_EDC1
FBA_EDC0

FBA_DBI3
FBA_DBI2
FBA_DBI1
FBA_DBI0

FBA_CMD12
FBA_CMD15

FBA_CMD14
VMA_CLK0#
VMA_CLK0

FBA_CMD0
FBA_CMD5

FBA_CMD13

VMA_DQ30
VMA_DQ26
VMA_DQ31
VMA_DQ24
VMA_DQ28
VMA_DQ27
VMA_DQ29
VMA_DQ25
VMA_DQ23
VMA_DQ18
VMA_DQ22
VMA_DQ16
VMA_DQ21
VMA_DQ19
VMA_DQ20
VMA_DQ17
VMA_DQ15
VMA_DQ13
VMA_DQ9
VMA_DQ12
VMA_DQ14
VMA_DQ8
VMA_DQ10
VMA_DQ11
VMA_DQ1
VMA_DQ4
VMA_DQ0
VMA_DQ6
VMA_DQ3
VMA_DQ5
VMA_DQ2
VMA_DQ7

SEN_A0

VDDQ#B1

VDDQ#B3
VDDQ#B12
VDDQ#B14

VDDQ#D1

VDDQ#D3
VDDQ#D12
VDDQ#D14

VDDQ#E5
VDDQ#E10

VDDQ#F1

VDDQ#F3
VDDQ#F12
VDDQ#F14

VDDQ#G2

VDDQ#G13

VDDQ#H3
VDDQ#H12

VDDQ#K3
VDDQ#K12

VDDQ#L2
VDDQ#L13

VDDQ#M1

VDDQ#M3
VDDQ#M12
VDDQ#M14

VDDQ#N5

VDDQ#N10

VDDQ#P1

VDDQ#P3

VDDQ#P12
VDDQ#P14

VDDQ#T1

VDDQ#T3
VDDQ#T12
VDDQ#T14

VDD#C5
VDD#C10
VDD#D11

VDD#G1

VDD#G4
VDD#G11
VDD#G14

VDD#L1

VDD#L4
VDD#L11
VDD#L14

VDD#P11

VDD#R5

VDD#R10

VSSQ#A1

VSSQ#A3
VSSQ#A12
VSSQ#A14

VSSQ#C1
VSSQ#C3

VSSQ#C4
VSSQ#C11
VSSQ#C12
VSSQ#C14

VSSQ#E1

VSSQ#E3
VSSQ#E12
VSSQ#E14

VSSQ#F5
VSSQ#F10

VSSQ#H2

VSSQ#H13

VSSQ#K2
VSSQ#K13

VSSQ#M5

VSSQ#M10

VSSQ#N1

VSSQ#N3
VSSQ#N12
VSSQ#N14

VSSQ#R1

VSSQ#R3

VSSQ#R4
VSSQ#R11
VSSQ#R12
VSSQ#R14

VSSQ#U1

VSSQ#U3
VSSQ#U12
VSSQ#U14

VSS#B5
VSS#B10
VSS#D10

VSS#G5

VSS#G10

VSS#H1
VSS#H14

VSS#K1
VSS#K14

VSS#L5
VSS#L10
VSS#P10

VSS#T5
VSS#T10

+1.35V_GFX

B1
B3
B12
B14
D1
D3
D12
D14
E5
E10
F1
F3
F12
F14
G2
G13
H3
H12
K3
K12
L2
L13
M1
M3
M12
M14
N5
N10
P1
P3
P12
P14
T1
T3
T12
T14

C5
C10
D11
G1
G4
G11
G14
L1
L4
L11
L14
P11
R5
R10

A1
A3
A12
A14
C1
C3
C4
C11
C12
C14
E1
E3
E12
E14
F5
F10
H2
H13
K2
K13
M5
M10
N1
N3
N12
N14
R1
R3
R4
R11
R12
R14
U1
U3
U12
U14

B5
B10
D10
G5
G10
H1
H14
K1
K14
L5
L10
P10
T5
T10

Channel 0
<32-63>

C471 EV@22u/6.3V_6
C487 EV@22u/6.3V_6

C474 EV@22u/6.3V_6
C475 EV@22u/6.3V_6

C477 EV@1u/10V_2
C492 EV@1u/10V_2
C493 EV@1u/10V_2
C495 EV@1u/10V_2

C480 EV@1u/10V_2
C481 EV@1u/10V_2
C498 EV@1u/10V_2
C482 EV@1u/10V_2

C500 EV@10u/6.3V_4
C484 EV@10u/6.3V_4
C485 *EV@22u/6.3V_6
C486 *EV@22u/6.3V_6

+1.35V_GFX

R25284

EV@549_1%_2

R25282
EV@1.33K_1%_2

FBA_VREFC_2

R25283
EV@931_1%_2

MF=0 Non-mirrored

VMA_DQ46
VMA_DQ40

QD40~47

QD32~39

QD56~63

QD48~55

FBA_CMD25[20]
FBA_CMD22[20]
FBA_CMD23[20]
FBA_CMD20[20]
FBA_CMD19[20]
FBA_CMD17[20]
FBA_CMD18[20]
FBA_CMD27[20]
FBA_CMD26[20]

VMA_WCK67[20]
VMA_WCK67#[20]

VMA_WCK45[20]
VMA_WCK45#[20]

FBA_EDC5[20]
FBA_EDC4[20]
FBA_EDC7[20]
FBA_EDC6[20]

FBA_DBI5[20]
FBA_DBI4[20]
FBA_DBI7[20]
FBA_DBI6[20]

FBA_CMD28[20]
FBA_CMD31[20]

FBA_CMD30[20]
VMA_CLK1#[20]
VMA_CLK1[20]

FBA_CMD16[20]
FBA_CMD21[20]

R406 EV@120_1%_2

FBA_CMD29[20]

VREFC_VMA1 0.4MM=16mils

C506
EV@820p/50V_4

VMA_DQ44
VMA_DQ41
VMA_DQ45
VMA_DQ43
VMA_DQ47
VMA_DQ42
VMA_DQ37
VMA_DQ35
VMA_DQ36
VMA_DQ33
VMA_DQ39
VMA_DQ38
VMA_DQ34
VMA_DQ32
VMA_DQ58
VMA_DQ62
VMA_DQ59
VMA_DQ63
VMA_DQ56
VMA_DQ61
VMA_DQ57
VMA_DQ60
VMA_DQ48
VMA_DQ55
VMA_DQ50
VMA_DQ54
VMA_DQ49
VMA_DQ52
VMA_DQ51
VMA_DQ53

FBA_CMD25
FBA_CMD22
FBA_CMD23
FBA_CMD20
FBA_CMD19
FBA_CMD17
FBA_CMD18
FBA_CMD27
FBA_CMD26

VMA_WCK67
VMA_WCK67#

VMA_WCK45
VMA_WCK45#

FBA_EDC5
FBA_EDC4
FBA_EDC7
FBA_EDC6

FBA_DBI5
FBA_DBI4
FBA_DBI7
FBA_DBI6

FBA_CMD28
FBA_CMD31

FBA_CMD30
VMA_CLK1#
VMA_CLK1

FBA_CMD16
FBA_CMD21

SEN_A1

FBA_CMD29

FBA_CMD24[20]

FBA_CMD24

VRAM2

M2

DQ31 | DQ7

M4

DQ30 | DQ6

N2

DQ29 | DQ5

N4

DQ28 | DQ4

T2

DQ27 | DQ3

T4

DQ26 | DQ2

U2

DQ25 | DQ1

U4

DQ24 | DQ0

M13

DQ23 | DQ15

M11

DQ22 | DQ14

N13

DQ21 | DQ13

N11

DQ20 | DQ12

T13

DQ19 | DQ11

T11

DQ18 | DQ10

U13

DQ17 | DQ9

U11

DQ16 | DQ8

F13

DQ15 | DQ23

F11

DQ14 | DQ22

E13

DQ13 | DQ21

E11

DQ12 | DQ20

B13

DQ11 | DQ19

B11

DQ10 | DQ18

A13

DQ9 | DQ17

A11

DQ8 | DQ16

F2

DQ7 | DQ31

F4

DQ6 | DQ30

E2

DQ5 | DQ29

E4

DQ4 | DQ28

B2

DQ3 | DQ27

B4

DQ2 | DQ26

A2

DQ1 | DQ25

A4

DQ0 | DQ24

J5

A12/A13

K4

A7/A8 | A0/A10

K5

A6/A11 | A1/A9

K10

A5/BA1 | A3/BA3

K11

A4/BA2 | A2/BA0

H10

A3/BA3 | A5/BA1

H11

A2 /BA0 | A4/BA2

H5

A1/A9 | A6/A11

H4

A0/A10 | A7/A8

D4

WCK01 | WCK23

D5

WCK01 | WCK23

P4

WCK23 | WCK01

P5

WCK23 | WCK01

R2

EDC3 | EDC0

R13

EDC2 | EDC1

C13

EDC1 | EDC2

C2

EDC0 | EDC3

P2

DBI3 | DBI0

P13

DBI2 | DBI1

D13

DBI1 | DBI2

D2

DBI0 | DBI3

G3

RAS | CAS

L3

CAS | RAS

J3

CKE

J11

CK

J12

CK

G12

CS | WE

L12

WE | CS

J13

ZQ

J10

SEN

J2

RESET

J1

MF

A5

NC#A5

U5

NC#U5

A10

VREFD#A10

U10

VREFD#U10

J14

VREFC

J4

ABI

EV@K4G80325FB-HC28_GDDR5_170P

VDDQ#B1

VDDQ#B3
VDDQ#B12
VDDQ#B14

VDDQ#D1

VDDQ#D3
VDDQ#D12
VDDQ#D14

VDDQ#E5
VDDQ#E10

VDDQ#F1

VDDQ#F3
VDDQ#F12
VDDQ#F14

VDDQ#G2
VDDQ#G13

VDDQ#H3
VDDQ#H12

VDDQ#K3
VDDQ#K12

VDDQ#L2

VDDQ#L13

VDDQ#M1

VDDQ#M3
VDDQ#M12
VDDQ#M14

VDDQ#N5
VDDQ#N10

VDDQ#P1

VDDQ#P3
VDDQ#P12
VDDQ#P14

VDDQ#T1

VDDQ#T3
VDDQ#T12
VDDQ#T14

VDD#C5
VDD#C10
VDD#D11

VDD#G1

VDD#G4
VDD#G11
VDD#G14

VDD#L1

VDD#L4
VDD#L11
VDD#L14

VDD#P11

VDD#R5

VDD#R10

VSSQ#A1

VSSQ#A3
VSSQ#A12
VSSQ#A14

VSSQ#C1

VSSQ#C3

VSSQ#C4
VSSQ#C11
VSSQ#C12
VSSQ#C14

VSSQ#E1

VSSQ#E3
VSSQ#E12
VSSQ#E14

VSSQ#F5

VSSQ#F10

VSSQ#H2
VSSQ#H13

VSSQ#K2
VSSQ#K13

VSSQ#M5
VSSQ#M10

VSSQ#N1

VSSQ#N3
VSSQ#N12
VSSQ#N14

VSSQ#R1

VSSQ#R3

VSSQ#R4
VSSQ#R11
VSSQ#R12
VSSQ#R14

VSSQ#U1

VSSQ#U3
VSSQ#U12
VSSQ#U14

VSS#B5
VSS#B10
VSS#D10

VSS#G5
VSS#G10

VSS#H1
VSS#H14

VSS#K1
VSS#K14

VSS#L5

VSS#L10

VSS#P10

VSS#T5

VSS#T10

+1.35V_GFX

B1
B3
B12
B14
D1
D3
D12
D14
E5
E10
F1
F3
F12
F14
G2
G13
H3
H12
K3
K12
L2
L13
M1
M3
M12
M14
N5
N10
P1
P3
P12
P14
T1
T3
T12
T14

C5
C10
D11
G1
G4
G11
G14
L1
L4
L11
L14
P11
R5
R10

A1
A3
A12
A14
C1
C3
C4
C11
C12
C14
E1
E3
E12
E14
F5
F10
H2
H13
K2
K13
M5
M10
N1
N3
N12
N14
R1
R3
R4
R11
R12
R14
U1
U3
U12
U14

B5
B10
D10
G5
G10
H1
H14
K1
K14
L5
L10
P10
T5
T10

C472 EV@22u/6.3V_6
C488 EV@22u/6.3V_6
C473 EV@22u/6.3V_6C489 EV@22u/6.3V_6
C490 EV@22u/6.3V_6
C476 EV@22u/6.3V_6

C491 EV@1u/10V_2
C478 EV@1u/10V_2
C494 EV@1u/10V_2
C479 EV@1u/10V_2

C496 EV@1u/10V_2
C497 EV@1u/10V_2
C499 EV@1u/10V_2
C483 EV@1u/10V_2

C501 EV@10u/6.3V_4
C502 EV@10u/6.3V_4
C503 *EV@22u/6.3V_6
C504 *EV@22u/6.3V_6

+1.35V_GFX[20,57]

23

A A

3

2

GPIO10_VREF[22]

Q20
EV@DMG1012T-7

1

5

VMA_CLK0

R25488
EV@80.6_1%_2

VMA_CLK0#

VMA_CLK1

R25489
EV@80.6_1%_2

VMA_CLK1#

MEM_VREF_CTL_QA

4

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

N17S-G0-A1(GDDR5-1)

N17S-G0-A1(GDDR5-1)

N17S-G0-A1(GDDR5-1)

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet of

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

23 62Tuesday, October 06, 2020

23 62Tuesday, October 06, 2020

23 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

USB Charger to 3.0 (UBC)

+5VPCU

80 mils (Iout=2A )

C508
1u/25V_4

D D

USB_OC0#[11 ]

USB_BC_ON[33]

USB_CHARGE_ON[33 ]

USB_CLT1[33]

+5VPCU

R416 100K_1%_2

R418 10K_1%_2
R417 10K_1%_2

CTL2
CTL3

U14

1

VIN

9

NC

13

FAULT#

4

ILIM_SEL

5

EN

6

CTL 1

7

CTL 2
CTL 38DP_ OU T

SLGC55544CVTR

VOUT

ILIM_L

ILIM_H

GND# 2

GND# 1

DM_ IN

DP_ I N

DM_ OU T

12

15
16

17

14

11
10

2
3

ILIM_L O
ILIM_H I

USBP8-_C
USBP8+_C

4

(RILIM_LO 1.2A)
(RILIM_HI 2.3A)

+USBPWR1

80 mils (Iout=2A )

USBP8- [11]
USBP8+ [11]

C509
100u/6.3V_12

R414
20K_1%_2

iPAD charging current is about 2.1A so set on 2.3A

1.2A current limit of USB 3.0 SDP mode

R415
39K_1%_2

C510
470p/50V_4

3

C511

0.1u/6.3V_2

2

1

CTL1 CTL2 CTL3 ILIM_SEL

SDP 1 1 1 0

CDP 1 1 1 1

DCP 0 1 1 X

RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:

1. ILIM_SEL is always set high

2. Load Detection - Port Power Management is not used

3. Mouse / Keyboard wake function is not used
If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use
RILIM_LO < 80.6 kΩ.
The following equation programs the typical current limit:
(1)
RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.

24

IOS_typ(mA) = 50,250/{RILIM_XX(KΩ)+0.1}

USB 3.0 Connector (UB3)

+5V_S5

C C

USBON#[33,45]

USB_OC3#[11 ]

USB30_RX1-_C

USB30_RX1+_C

B B

USB30_TX1-_C_R

USB30_TX1+_C_R

USB30_RX2-_C

USB30_RX2+_C

USB30_TX2-_C_R

USB30_TX2+_C_R

A A

U6530

1

Line-1

2

Line-2

3

GND# 1

4

Line-3

Line-45NC# 1

U6531

1

Line-1

2

Line-2

3

GND# 1

4

Line-3

Line-45NC# 1

C512
1u/10V_2

USBON#

NC# 4

NC# 3

NC# 2

AZ1045-04F.R7G

NC# 4

NC# 3

NC# 2

AZ1045-04F.R7G

5

U15

5

IN

4

/EN

G524B2T11U

Enable: Low Active
BCD:AL002822000 AP2822HKETR- G1 (2.5A)
GMT:AL000524007 G524B2T11U (2.5A)
GMT:AL000524009 G524D2T11U (1.5A)

USB30_RX1-_C

10

USB30_RX1+_C

9

USB30_TX1-_C_R

7

USB30_TX1+_C_R

6

USB30_RX2-_C

10

USB30_RX2+_C

9

USB30_TX2-_C_R

7

USB30_TX2+_C_R

6

OUT

GND

/OC

1

2

3

USBP4+_R

USBP4-_R

PESD5V0F1BSF

USBP8+_C_R

USBP8-_C_R

PESD5V0F1BSF

D13163

D13164

Close USB3.0

12

12

C515
470p/50V_4

12

D13162

PESD5V0F1BSF

12

D13165

PESD5V0F1BSF

C516

0.1u/6.3V_2

4

+USBPWR0

C517
100u/6.3V_12

+USBPWR0

+USBPWR1

D13102

TVM0G5R5M261R_260p

USBP4-[1 1]

USBP4+[11 ]

USB30_RX1-[11]
USB30_RX1+[11]

USB30_TX1-[11]
USB30_TX1+[1 1]

D13101
TVM0G5R5M261R_260p

USB30_RX2-[11]
USB30_RX2+[11]

USB30_TX2-[11]
USB30_TX2+[1 1]

C513 *1.6p/50V_4

C518 *1.6p/50V_4

C519 0.1u/6.3V_2
C520 0.1u/6.3V_2

USBP8-_C
USBP8+_C

C523 *1.6p/50V_4

C526 *1.6p/50V_4

C530 0.1u/6.3V_2
C531 0.1u/6.3V_2

USB30_TX1-_C
USB30_TX1+_C

USB30_TX2-_C
USB30_TX2+_C

3

R25517 *0_4/S
R25518 *0_4/S

R421 *0_4/S
R422 *0_4/S

R424 *0_4/S
R432 *0_4/S

R426 *0_4/S
R425 *0_4/S

R427 *0_4/S
R428 *0_4/S

R429 *0_4/S
R430 *0_4/S

USBP4-_R
USBP4+_R

USB30_RX1-_C
USB30_RX1+_C

USB30_TX1-_C_R
USB30_TX1+_C_R

C521
*1.6p/50V_4

USBP8-_C_R
USBP8+_C_R

USB30_RX2-_C
USB30_RX2+_C

USB30_TX2-_C_R
USB30_TX2+_C_R

C532
*1.6p/50V_4

C522
*1.6p/50V_4

C533
*1.6p/50V_4

USBP4-_R
USBP4+_R

USB30_RX1-_C
USB30_RX1+_C

USB30_TX1-_C_R
USB30_TX1+_C_R

USBP8-_C_R
USBP8+_C_R

USB30_RX2-_C
USB30_RX2+_C

USB30_TX2-_C_R
USB30_TX2+_C_R

2

+USBPWR0

+USBPWR1

1
2
3
4
5
6
7
8
9

1
2
3
4
5
6
7
8
9

VBUS
D­D+
GND
SSRX­SSRX+
GND
SSTX­SSTX+

VBUS
D­D+
GND
SSRX­SSRX+
GND
SSTX­SSTX+

12

12

CN2

USB-097-1R09HG

111013

USB3.0 Right Up

CN3

USB-097-1R09HG

111013

USB3.0 Right Down

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Docu ment Number Rev

Size Docu ment Number Rev

Size Docu ment Number Rev

Date: S heet of

Date: S heet of

Date: S heet of

PROJECT :

USB3.0*2/USB Chager*1

USB3.0*2/USB Chager*1

USB3.0*2/USB Chager*1

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

24 62Tuesday, October 06, 2020

24 62Tuesday, October 06, 2020

24 62Tuesday, October 06, 2020

1A

1A

1A

+3V +5V

https://vinafix.com/

C546

C550

0.1u/6.3V_2

0.1u/6.3V_2

D D

INT_EDP_AUXP[2]

INT_EDP_AUXN[2]

INT_EDP_TXP0[2]

INT_EDP_TXN0[2]

INT_EDP_TXP1[2]

INT_EDP_TXN1[2]

PCH_DPST_PWM[2]

PCH_DISP_ON[2]

C C

B B

LCD back light

PCH

A A

PCH_LVDS_BLON[2]

PCH_BLON_EC[33]

R25365 *0_4/S

R25366 *0_4/S

EC

5

+3V

R439 *1K_1%_2

C545
*22u/6.3V_6

R443 1 0_5%_2

R445 *0 _4/S

R440 *1K_1%_2

BRIGHT VADJ1

R441 1K_1%_2

C558

C557 0.1u/6.3V_2

C556 0.1u/6.3V_2

C552 0.1u/6.3V_2

C553 0.1u/6.3V_2

C554 0.1u/6.3V_2

C555 0.1u/6.3V_2

INT_eDP_AUXP_C

INT_eDP_AUXN_C

INT_eDP_TXP0_C

INT_eDP_TXN0_C

INT_eDP_TXP1_C

INT_eDP_TXN1_C

IR Camera

+5V

C96247

C96249

IR@10u/6.3V_4

PCH_BLON_C

5

BRIGHT

DISP_ON

IR@4.7u/6.3V_4

5

R25369

100K_1%_2

33p/25V_2

R25368
10K_1%_2

34

Q6521A
2N7002KDW

BRIGHT

PCH_BLON_C

C96248

IR@1u/10V_2

BL#

Hall Sensor

+3VPCU

R442
100K_1%_2

R69050 *IR@Short_0 603

+5V

IR_WP#_EC[33]

+3VPCU

R25370

BL_ON

1 3

*100K_1%_2

D3
1N4148WS

2 1

2

Q6522
DDTC144EUA-7-F

LID#

LID591#,EC intrnal PU

LID# [33,42]

EC_FPBACK# [33]

+3V

R25367
10K_1%_2

61

2

Q6521B
2N7002KDW

4

R25519 2 .2_5%_6

D13092

*TVM0G5R5M220R_22 p

6
5
4
3
2
1

4

20mils

1 2

7 8

CN50
IR@50208-00601-V0 2

1

2

VCC

S

N

OUTPUT

GND

C842

0.1u/6.3V_2

3

HE1
APX8132AI-TRG

Touch Screen

TouchPanel_PWR[33]

Stylus Pen charge

+3VPCU

1
2

D13091

*TVM0G5R5M220R_22 p

1 2

+5V

2

1 3

CN46

34

SPIN@50271-0020N-0 01

DISP_ON

2

R68790 *TSN@Short_ 0603

R68567

TSN@10K_1%_2

Q6592

TSN@DDTC144EUA-7- F

Q6657

1 3

*DDTC144EUA-7-F

LID#

C841
*0.1u/6.3V_2

3

2

1

25

+VIN_BLIGHT

2A/80mils

R67551 *Short_06 03

+VIN

C542

4.7u/25V_6

H : MIC_Dual(default on MB)
L : MIC_Single( new LCD Cable is requirement)

BOARD_ID6_MIC_Single[9 ,15]

TS_EN[33]

ULT_EDP_HPD[2]

Board_ID4_TSN[9,15]

H : w/oTSN(default on MB)
L : w TSN(new LCD Cable is requirement)

Cable separate Touch and w/o Touch due
to BIOS worry Commercial detection too

1

Q6591

2

TSN@DMP2130L-7

3

+5V_TP

R69105
*1M_5%_6

R69106
*1M_5%_6

+3VLCD_CON

2

3

1

R69073
*22_5%_8

Q6646
*2N7002K

+VIN

3

late at commercial project.

CCD

Touch screen

Dual DMIC

+3V

C559

1u/10V_2

DISP_ON

C536 0.1u/25V_2

C537 0.01u/50V_4

USBP5+_CAM[11]

USBP5-_CAM[11]

USBP6+_HUB_TS[39]
USBP6-_HUB_TS[39]

DMIC_DAT_L[26]
DMIC_CLK_L[26]

DMIC_DAT_PCH[13]
DMIC_CLK_PCH[13]

R446

100K_1%_2

+VIN_BLIGHT

C20002 *1 80p/25V_2

C6616 180 p/25V_2

C20001 *1 80p/25V_2

U19

4

VIN#1

5

VIN#2

3

EN

APL3512ABI-TRG

+3VLCD_CON

+3V

+5V_TP

R436 *0_4/S

R25467 33_ 1%_2

3/26 Acer request Pivacy LCM

R25289 *Short_04 02
R25288 *Short_04 02

R67414 *Short_04 02
R67415 *Short_04 02

L13 BLM15AG6 01SN1D_0.3A
L12 BLM15AG6 01SN1D_0.3A

R69063
R69062

2.5A / 100mils

1

VOUT

2

GND

2

C560

0.01u/50V_4

C543 0.1u/6.3V_2

C544 100p/50V_2

R25458 *Short_06 03

R25459 *Short_06 03

R25462 *Short_06 03

+3V

Privacy_EN[33,34]

12
12

*33_1%_2
*33_1%_2

C561

0.1u/6.3V_2

+3VLCD_CON

R25456 *0_ 5%_6

R25270 *100 K_1%_2
R25271 *100 K_1%_2

TP13179

C562
10u/6.3V_4

eDP Conn.

2A/80mils

+3VLCD_CON_R

+3V_CCD_PWR1_ C

+TS_PWR

TS_EN_R
VADJ1

BL_ON
ULT_EDP_HPD_R

INT_EDP_AUXP_C
INT_EDP_AUXN_C

INT_EDP_TXP0_C
INT_EDP_TXN0_C

INT_EDP_TXP1_C
INT_EDP_TXN1_C

TS_INT#

USBP5+_CAM_C
USBP5-_CAM_C

USBP6+_HUB_TS_R
USBP6-_HUB_TS_R

DMIC_DAT_L_C
DMIC_CLK_L_C

1 2

D13111 *PESD5V0F1BSF

1 2

D13112 *PESD5V0F1BSF

1 2

D13113 *PESD5V0F1BSF

1 2

D13114 *PESD5V0F1BSF

+VIN_BLIGHT

+3VLCD_CON_R_C

C548

10p/25V_2

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

eDP/LID/CCD/TS/DMIC1/IR/St ylus

eDP/LID/CCD/TS/DMIC1/IR/St ylus

eDP/LID/CCD/TS/DMIC1/IR/St ylus

Date: Sheet of

Date: Sheet of

Date: Sheet of

CN29

40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

41 42

C547

10p/25V_2

196538-40041-3

USBP5+_CAM_C

USBP5-_CAM_C

USBP6-_HUB_TS_R

USBP6+_HUB_TS_R

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

25 62Tuesday, October 06, 2020

25 62Tuesday, October 06, 2020

25 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

Codec(ADO)

HP-R2

HP-L2

30

31

28

29

HP-OUT-L

MIC2-VREFO

LINE1-VREFO-L

LINE1-VREFO-R

256@5VS TB/255@3V3S TB

256@PCBE EP/255@MONO -OUT

SPDIFO/FRO NT JD/GPIO3

C578 10u/6.3V_4

C587 *22p/25V_2

R25495 *0_4/S

R732 *100K_1%_2

L_SPK-

R67369 P2_P2SPIN@0_5%_6

L_SPK+

R67370 P2_P2SPIN@0_5%_6

R_SPK+

R67367 P2_P2SPIN@0_5%_6

R_SPK-

R67368 P2_P2SPIN@0_5%_6

L_SPK-

R69066 ViKi@0_5%_6

L_SPK+

R69067 ViKi@0_5%_6

R_SPK+

R69068 ViKi@0_5%_6

R_SPK-

R69069 ViKi@0_5%_6

LINE1-VREFO-L

LINE1-VREFO-R

MIC2-VREFO

CODEC_VREF

INT_AMIC-VREFO

27

26

VREF

AVDD1

LDO1-CAP

MIC2-R/SLE EVE

MIC2-L/RING2

MIC2/LIN2 JD

R69059 33_1%_2

C563 2.2u/10V_4

C564 10u/6.3V_4

R447 100K_1%_2

25

AVSS1

LINE2-L

LINE2-R

LINE1-L

LINE1-R

MIC-CAP

HP/LINE1 JD

12

C846 0.1u/6.3V_2

R738 *0_4/S

C601

P2_P2SPIN@1000p/25V_2

U20
ALC255-CG

24

23

22

LINE1-L

21

LINE1-R

20

R450 *0_6/S

analog digital

19

18

SLEEVE

17

RING2

16

15

14

13

SENSEA

+3V

ADOGND

ADOGND

C568

0.1u/6.3V_2

C573 10u/6.3V_4

trace width of SLEEVE & RING2
are required at least 40mil and
its length should be asshort as possible

R451 200K_1%_2

R452 100K_1%_2

1.8V power rail

PCH_AZ_CODEC_RST# [13]

PCH_AZ_CODEC_SYNC [13]

DVDD_IO

PCH_AZ_CODEC_SDIN0 [13]

PCH_AZ_CODEC_BITCLK [13]

PCH_AZ_CODEC_SDOUT [13]

C602

P2_P2SPIN@1000p/25V_2

+5VA

C569
10u/6.3V_4

ADOGND

ADOGND

HP_JD#

C603

P2_P2SPIN@1000p/25V_2

+3V

C584

0.1u/6.3V_2

L_SPK-_1_VIKI

L_SPK+_1_VIKI
R_SPK+_1_VIKI
R_SPK-_1_VIKI

R736 *0_4/S

C844

100p/50V_2

Analog

Digital

R460 * 0_5%_4

R462 * Short_0603

C585
10u/6.3V_4

CN63

L_SPK-_1

3

L_SPK+_1

4

R_SPK+_1

1

R_SPK-_1

2

C604

P2_P2SPIN@1000p/25V_2

P2_P2SPIN@50271-0040N-V01

CN64

3
4
1
2

RING2
HP-L3

HP_JD#
HP-R3
SLEEVE

R25371 22K_5%_2

R734

10K_1%_2

+3V +1.8V

56

56

C96265
*100p/50V_2

+3VPCU

C96267

C96266

*100p/50V_2

*100p/50V_2

ADOGND

R735
*0_2/S

D11 1N4148WS

D6543 1N4148WS

MIC2-VREFO

SLEEVE

RING2

HP-L2

HP-R2

LINE1-L

LINE1-VREFO-L

LINE1-VREFO-R

LINE1-R

PD#

C96268
*100p/50V_2

21

21

R468 2.2K_5%_2

R471 2.2K_5%_2

C589 4.7u/6.3V_6

R476 4.7K_1%_2

R477 4.7K_1%_2

C594 4.7u/6.3V_6

Mute(ADO)

+AZA_VDD

R478
1K_1%_2

R479
*10K_1%_2

12

D13094 AZ5725-01F.R7G

C595
*1u/25V_4

12

12

D10 AZ5725-01F.R7G

D13095 AZ5725-01F.R7G

HEADPHONE/MIC/LINE combo (ADO)Universal Audio Jack

R474
*10K_1%_2

D12

D13 RB500V-40

ADOGND

ACZ_SPKR [6,10,33]

PCBEEP_EC [ 33]

R472 62_1%_2

R473 62_1%_2

R475
*10K_1%_2

ADOGND

2

1

2

1

SLEEVE
HP-L3

HP_JD#
HP-R3
RING2

ADOGND

R588 *0_5%_4
R589 *0_5%_4

C590

100p/50V_2

*RB500V-40

M/G

1

L

4

5
6

R

3

G/M

2

2SJ3127-023111F

C591

100p/50V_2

+1.5V +1.8V

R69076
*0_5%_2

321

*PJA138K

Q21

CN51

Combo Jack

C592

100p/50V_2

PCH_AZ_CODEC_RST#

AMP_MUTE# [33]

R68839 *0_5%_4

+1.8V

R68687 *Short_0603

+3V

D D

R69075 *Short_0402

+1.8V

R449 *0_5%_4

+1.5V

DIGITAL

Codec PWR 1.5V(ADO)

Analog

Digital

C C

B B

ADOGND

Cap need near
AVDD1 and
AVDD2
power source input

1 2

L15 PBY160808T-600Y-N_3A

+5V

TP9023

+3V

Tied at one point only under
the codec or near the codec

R463 * 0_4/S
R464 * 0_5%_4
R465 * 0_5%_4
R467 * 0_4/S
R469 * 0_5%_4
R470 * 0_4/S
C586 * 1000p/25V_2

C588 * 0.1u/6.3V_2

ANALOG

1 2

L28 HCB1608KF-121T30_3A

C845

10u/6.3V_4

ADOGND

C574

10u/6.3V_4

C576

10u/6.3V_4

R454 *0_5%_4

R455 *Short_0603

DMIC_DAT_L[25]

DMIC_CLK_L[25]

Change to 1U from Realtek's suggestion

CPVDD_Codec

ADOGND

C572 10u/6.3V_4

AVDD2

+5V_PVDD

L_SPK+

L_SPK-

C575

0.1u/6.3V_2

R_SPK-

R_SPK+

Low is power down
amplifier output

PD#

C577

0.1u/6.3V_2

DMIC_DAT_L

DMIC_CLK_L

37

CBP

38

AVSS2

39

LDO2-CAP

40

AVDD2

41

PVDD1

42

SPK-L+

43

SPK-L-

44

SPK-R-

45

SPK-R+

46

PVDD2

47

PDB

48

SPDIFO/GP IO2

49

DGND

+AZA_VDD

C580

0.1u/6.3V_2

R459 *0_4/S

R461 22_5%_2

C583
33p/25V_2

C5661u/10V_6

C5671u/10V_6

C56510u/6.3V_4

35

34

33

32

36

CBN

CPVEE

CPVDD

HP-OUT-R

DVDD1GPIO0/DMIC-DATA2GPIO1/DMIC-CLK3DC DET4SDATA-OUT5BCLK6LDO3-CAP7SDATA-IN8DVDD-IO9SYNC10RESETB11PCBEEP

DMIC_DAT

DMIC_CLK

DC-DET

C581
10u/6.3V_4

Internal Speaker

Codec PWR 5V(ADO)

+5V

C596
*0.1u/6.3V_2

A A

L16 HCB2012KF-220T60_6A

C597
*10u/6.3V_4

1 2

ANALOG DIGITAL

+5VA

C598

C599

*10u/6.3V_4

*0.1u/6.3V_2

ADOGND

HP-L3

HP-R3

C593

100p/50V_2

R69077
*Short_0201

26

5

C96926

ViKi@1000p/25V_2

4

C96927

ViKi@1000p/25V_2

C96928

ViKi@1000p/25V_2

ViKi@1000p/25V_2

3

C96925

ViKi@50271-0040N-V01

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Audio Codec/HP/SPK

Audio Codec/HP/SPK

Audio Codec/HP/SPK

Date: Sheet of

Date: Sheet of

2

Date: Sheet of

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

26 62Tuesday, October 06, 2020

26 62Tuesday, October 06, 2020

26 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

HDMI Retimer(HDM)

R68218
*10K_1%_2

27

PS8409 strap pin

SCL_SRC

36

REXT

POWERSWITCH
IN_D2p
IN_D2n
HPD_SRC
IN_D1p
IN_D1n
VDDRX12#1
IN_D0p
IN_D0n
VDDRX12#2
IN_CLKp
IN_CLKn

EPAD

VDD33#1

1

+3V_HDMI

SDATA_SRC

HDMI_SEL#_A1

I2C_SEL_PIN

CSCL

HDMI_RST#

CSDA

PRE_SEL

+1.2V_HDMI

U6537

28

35

34

RESETB

TESTMODEB

3

2

DCIN_ENB

26

29

32

30

31

27

33

SCL_SRC/AUXP

25

NC

PRE

RSV2

CSCL

CSDA

HDMI_ID

VDD12#2

I2C_ADDR

SDA_SRC/AUXN

VDDTX12#1

VDDTX12#2

OUT_CLKp
OUT_CLKn

PDB4DCIN_ENB

VDDA12

SDA_SNK8SCL_SNK

EQ

VDD12#1

HDMI_CEC9CEC_EN

RSV1

7

5

6

11

12

10

EQ_SEL_A0

+1.2V_HDMI

HDMI_SCLK_R1

HDMI_SDATA_R2

+1.2V_HDMI

VDD33#2
OUT_D2p
OUT_D2n
HPD_SNK
OUT_D1p
OUT_D1n

OUT_D0p
OUT_D0n

XX@PS8209_8409

+3V_HDMI

24

TX2_HDMI+ C_TX2_HDMI+

23

TX2_HDMI-

22

HDMI_HPD

21

TX1_HDMI+

20

TX1_HDMI-

19

+1.2V_HDMI

18

TX0_HDMI+

17

TX0_HDMI- C_TX0_HDMI-

16

+1.2V_HDMI

15

TXC_HDMI+

14

TXC_HDMI-

13

R68228 * Short_0402
R68229 * Short_0402

R68230 * Short_0402
R68231 * Short_0402

R68232 * Short_0402
R68233 * Short_0402

Co-lay

LH1

1

2

4 3

NFP0QHB372HS2D

C_TX2_HDMI-

C_TX1_HDMI+
C_TX1_HDMI-

C_TX0_HDMI+

C_IN_CLK
C_IN_CLK#

TO CONN.

MSIC

DCIN_ENB
DC coupling enable; Internal pull up, 3.3V I/O.
L: DC coupling input
H: Default,AC coupling input

I2C_SEL_PIN
I2C Slave Address selection; Internal pull down, 3.3V I/O.
L: Default, Slave address 0x10-0x2F.
H: Alternative salve address 0x90-0x9F, 0xD0-0xDF.

HDMI_SEL#_A1
HDMI_ID enable ; Internal pull down , 3.3V I/O.
L: Default, HDMI ID enable
H: HDMI ID disable

EQ_SEL_A0
Receiver equalization setting; Internal pull up , 3.3V I/O.
L: Compensaton for channel loss up to 13dB
H: Default , Compensation for channel loss up to 17dB
M: Compensation for channel loss up to 11dB

PRE_SEL
Output pre-emphasis setting; Internal pull up, 3.3V I/O.
L: Pre-emphasis =2.5dB
H: Default, No Pre-emphasis

+3V_HDMI

Reset

HDMI_RST#

R68216
10K_1%_2

C96554
1u/10V_2

+3V_HDMI

Reserve

C_IN_CLK

C_IN_CLK#

+3V_HDMI

+3V_HDMI

C96553
*3.3p/25V_2

DCIN_ENB

R68203 * 4.7K_1%_2

R68204 *4.7K_1%_2

R68210 *4.7K_1%_2

PRE_SEL

R68199 4.7K_1%_2

I2C_SEL_PIN

HDMI_SEL#_A1

EQ_SEL_A0

R68211 *4.7K_1%_2

R68215 *4.7K_1%_2

Optional

+3V_HDMI

R68217
*10K_1%_2

CSCL
CSDA

SCL_SRC

SDATA_SRC

R68200

R68201

*0_5%_4

SI

D D

C C

*0_5%_4

SI

HDMI_TXDP2[2]
HDMI_TXDN2[2]

HDMI_TXDP1[2]
HDMI_TXDN1[2]

HDMI_TXDP0[2]
HDMI_TXDN0[2]

HDMI_TXCP[2]
HDMI_TXCN[2]

C96545 0. 1u/6.3V_2
C96546 0. 1u/6.3V_2

C96547 0. 1u/6.3V_2
C96548 0. 1u/6.3V_2

C96549 0. 1u/6.3V_2
C96550 0. 1u/6.3V_2

C96551 0. 1u/6.3V_2
C96552 0. 1u/6.3V_2

GPU_D2_C
GPU_D2#_C

HDMI_HPD_DC

GPU_D1_C
GPU_D1#_C

+1.2V_HDMI

GPU_D0_C
GPU_D0#_C

+1.2V_HDMI

GPU_CLK_C
GPU_CLK#_C

R68202 4.99K_1%_2

T3

37
38
39
40
41
42
43
44
45
46
47
48

49

POWER DECOUPLING

R68236 * Short_0603

B B

+3V_DEEP_SUS

R69019

4.7K_1%_2

HDMI_DDCCLK[2]

A A

HDMI_DDCDATA[2]

5

+1.2V_HDMI+1.2V +3V

+3V_HDMI

HDMI_HPD_PCH[2]

Q62A SSM6N43FU

Q62B SSM6N43FU

R68219 *10K_1%_2

R68221 * Short_0402

+3V_DEEP_SUS

5

34

2

61

HDMI_SCLK_R1

HDMI_SDATA_R2

R68237 *Short_0402

C96560
1u/10V_2

HDMI_HPD_DC

R68907

R68906

R69020

R69021

*0_4/S

*0_4/S

*0_4/S

*0_4/S

4

+3V_HDMI

HDMI_SCLK

HDMI_SDATA

C96561

0.1u/6.3V_2

CONNECTORHDMI HPD

+1.2V_HDMI

Place Cp,Cq,Cr close to U34 pin15,18
Place Cs,Ct close to U34 pin30

Cp

Cq

Cr

C96556

0.1u/6.3V_2

C96563

0.1u/6.3V_2

C6560
*220p/25V_2

C96557

0.1u/6.3V_2

Cw

C96564

0.1u/6.3V_2

D50
AZ5725-01F.R7G

1 2

C96555

0.01u/50V_4

Place Cu,Cv close to U34 pin24
Place Cw close to U34 pin1

Cu

Cv

C96562

0.01u/50V_4

+5V

3

VIN

Q6508

VOUT

GND

G5250Q1T73U

3

+5V_HDMIC

+5V_HDMIC

1

2

Ct

Cs

C96559

C96558

0.1u/6.3V_2

0.01u/50V_4

C96565
10u/6.3V_4

R490 2.2K_5%_2
R491 2.2K_5%_2

C613 *10p/25V_2
C614 *10p/25V_2

+5V_HDMIC

HDMI_HPD HDMI_HPD_C

VC2
TVM0G5R5M220R_22p

R1250

20K_1%_2

R25297

*0_4/S

+1.2V_HDMI+3V_HDMI

Ci

C_TX2_HDMI+

C_TX2_HDMI­C_TX1_HDMI+

C_TX1_HDMI­C_TX0_HDMI+

C_TX0_HDMI-

C_IN_CLK

C_IN_CLK#

HDMI_SCLK
HDMI_SDATA

C616
220p/25V_2

2

C96566

0.01u/50V_4

Place Ci,Cj,Ck close to U34 pin7,11
Place Cl,Cm,Cn,Co close to U34 pin46

Cj

Ck

C96567

C96568

0.1u/6.3V_2

0.1u/6.3V_2

2021

Data2+

D2_shield

Data2-

Data1+

D1_shield

Data1-

Data0+

D0_shield

Data0-

CLK+

CLK_shield

CLK-

CEC

Reserved

DDC CLK

DDC DATA

DDC/CEC GND

+5V

Hot Plug DET

CN37

10591-19001

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19

23 22

Cl

Cm

Cn

C96570

C96569

0.1u/6.3V_2

0.1u/6.3V_2

C_TX0_HDMI-

C_TX0_HDMI+

C_TX1_HDMI-

C_TX1_HDMI+

C_TX2_HDMI-

C_TX2_HDMI+

C_IN_CLK#

C_IN_CLK

HDMI_SCLK

HDMI_SDATA

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

HDMI Re-driver(PS8409) and CONN

HDMI Re-driver(PS8409) and CONN

HDMI Re-driver(PS8409) and CONN

Date: Sheet of

Date: Sheet of

Date: Sheet of

PROJECT :

C96571

0.01u/50V_4

D13081

D13082

D13083

D13084

D13085

D13086

D13087

D13088

D13089

D13090

1

Co

C96572
10u/6.3V_4

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

*PESD5V0H1BSF

12

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

27 62Tuesday, October 06, 2020

27 62Tuesday, October 06, 2020

27 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

LAN RTL8111K-CG/Intel I219

Low : Internal SVR

D D

C C

PCIE_WAKE#[13,32,45]

B B

ENSWREG

R67513

I219@0_5%_4

PLTRST#[13,19,30,32,33,39,45]

LAN_WAKE#[13]

R67505 I219@0_5%_4

R67506 8111K@0_5%_4

PCIE_CLKREQ_LAN#[12]

I219_PCH_SMCLK[9]

I219_PCH_SMDATA[9]

Keep trace short and width

R69018 8111K@0_5%_6

+3V_LAN

R67475
*8111K@0_5%_4

R67476
8111K@0_5%_4

+3V_LAN

Q6620 2N7002K321

R68932 *0_5%_4

+3V_LAN

Q6618 2N7002K321

R68925 *0_5%_4

+3V_LAN

Q6531 2N7002K321

R25446 *0_5%_4

3 4

Q6554A I219@2N7002KDW

R67525 *I219@0_5%_4

6 1

Q6554B

R67526

Power trace Layout 󱬵󱷯> 60mil

+3V_LAN

5

+3V_LAN

2

LAN_JTAG_TDI

LAN_JTAG_TDO

LAN_JTAG_TMS

LAN_JTAG_TCK

I219_SMDATA

LED2/EEDO

LED0

LED1/EESK

EEDI

R4008

I219@1K_1%_2

I219@2N7002KDW

*I219@0_5%_4

TP13158

TP13159

TP13160

TP13161

TP13162

TP13152

TP13153

TP13154

TP13155

R68929
10K_1%_2

PLTRST#_LAN

R68924
10K_1%_2

LANWAKEB

R25445
10K_1%_2

PCIE_REQ_LAN#_R

I219_SMCLK

I219_SMDATA

+3V_LAN
+1.05V_LAN

+3V_LAN

+1.05V_LAN

C645
8111K@0.01u/50V_4

LANPWR#[33]

SLP_LAN#[13]

non M3

MDI0+
MDI0-

MDI1+
MDI1-

MDI2+
MDI2-

MDI3+
MDI3-

R67477 8111K@2.49K_1%_2

R4009 I219@3.01K_1%_2

C96313
I219@1u/50V_6

+1.05V_LAN +3V_LAN

RSET

11

12

U6521

49

GND

REST

13

MDIP0

14

MDIN0

15

AVDD33#1

16

AVDD10#2

17

MDIP1

18

MDIN1

19

AVDD33#2

20

MDIP2

21

MDIN2

22

AVDD10#3

23

MDIP3

24

MDIN3

LED2/EEDO25LED0

26

LED2/EEDO

LED0

+3V_LAN

MDI2+
MDI2­MDI3­MDI3+
MDI0­MDI0+
MDI1­MDI1+

+3VPCU

R67508 8111K@0_5%_4

R67507 I219@0_5%_4

2
3
5
6
8
9

11

1

TCT1

4

TCT2

7

TCT3

10

TCT4 MCT4

25

XTAL2

XTAL1

ENSWREG

+1.05V_LAN_REGOUT

7

8

9

6

REGOUT

CKXTAL210CKXTAL1

AVDD10#1

DVDD10#1

DVDD33#229EEDI/SDA30EECS/SCL31SMBDATA

NC#1

LED1/EESK

28

27

I219_SMDATA

LED1/EESK

EEDI

I219_SMCLK

U25

TD1+
TD1­TD2+
TD2­TD3+
TD3­TD4+
TD4-12MX4-

TCT1
TCT2
TCT3
TCT4
GND

XX@Transformer

C20131

0.1u/6.3V_2

GPO

ISOLATEB

LANWAKEB

5

3

4

2

1

GPO

VDDREG

ISOLATEB

DVDD33#1

ENSWREG

LANWAKEB

CLKREQB

REFCLK_N

REFCLK_P
DVDD10#3

DVDD10#2

NC#233NC#334NC#435PERSTB

32

36

XX@I219_8111K

LAN_JTAG_TDI

LAN_JTAG_TCK

LAN_JTAG_TDO

LAN_JTAG_TMS

PLTRST#_LAN

23

MX1+

22

MX1-

20

MX2+

19

MX2-

17

MX3+

16

MX3-

14

MX4+

13

24

MCT1

21

MCT2

18

MCT3

15

MCT4

R25619
100K_1%_2

R25620 10K_1%_2

NC#6
NC#5

HSIN
HSIP

HSON
HSOP

EVDD10

MCT1
MCT2
MCT3

PCIE_REQ_LAN#_R

48
47

R67599 I219@0_5%_4

46

R67598 I219@0_5%_4

45
44
43
42
41
40

PCIE_RXN_LAN_L

39

PCIE_RXP_LAN_L

38
37

C96304

0.1u/6.3V_2

MDI2+_1
MDI2-_1
MDI3-_1
MDI3+_1
MDI0-_1
MDI0+_1
MDI1-_1
MDI1+_1

Q23
DMP2130L-7

1

2

C96305
1u/10V_2

R516 75_1%_8
R517 75_1%_8
R518 75_1%_8
R519 75_1%_8

3

R25617 *Short_0805

C20132
1000p/25V_2

+1.05V_LAN

+1.05V_LAN

+1.05V_LAN

GPO

+1.05V_LAN

CLK_PCIE_LANN [12]
CLK_PCIE_LANP [12]

PCIE_TXN9_LAN [11]
PCIE_TXP9_LAN [11]

C96306 0.1u/6.3V_2
C96307 0.1u/6.3V_2

C646
10p/3KV_1808

+3V_LAN

Q6619 I219@2N7002K

R67504

R67524

PCIE_RXN9_LAN [11]
PCIE_RXP9_LAN [11]

R25618 *0_5%_8

PIN4

PIN5 PIN15

R67474 10K_1%_2

+3V_LAN

321

*I219@0_5%_4

*I219@10K_1%_2

ISOLATEB

I219_SMCLK

I219_SMDATA

LAN_JTAG_TDI
LAN_JTAG_TDO
LAN_JTAG_TMS
LAN_JTAG_TCK

+3V_S5

LAN_XTAL1

C638

10p/25V_2

R9340 I219@4.7K_1%_2

R509 8111K@1K_1%_2

R510 8111K@15K_1%_2

MDI3-_1
MDI3+_1
MDI1-_1
MDI2-_1
MDI2+_1
MDI1+_1
MDI0-_1
MDI0+_1

Y4

123

25MHZ/10ppm

PIN19 PIN15 PIN19PIN29

+3V_LAN

R4023 I219@499_1%_2

R4024 I219@499_1%_2

R67509 *I219@10K_1%_2
R67510 *I219@10K_1%_2
R67511 *I219@10K_1%_2
R67512 *I219@10K_1%_2

RJ45

91011

8
7
6
5
4
3
2
1

12

R511 *0_4/S

R512 *0_4/S

4

C639

10p/25V_2

28

LAN_DIS# [13]

+3V_LAN

+3V

+3V_LAN

CN8

2RJ1622-001111F

XTAL1

XTAL2

+3V_LAN

A A

+1.05V_LAN_REGOUT

L4000 I219@4.7uH_3.2x2.5x2

1 2

C20000

0.1u/6.3V_2

5

C96311
I219@10u/6.3V_4

C96312
I219@10u/6.3V_4

PIN37

C96922
I219@0.1u/6.3V_2

4

C96923
I219@0.1u/6.3V_2

PIN47

C96924
I219@0.1u/6.3V_2

C631

0.1u/6.3V_2

PIN11 PIN16

C632

C633

0.1u/6.3V_2

0.1u/6.3V_2

3

C634

0.1u/6.3V_2

La

PIN40PIN8PIN46

C635

0.1u/6.3V_2

+1.05V_LAN

PIN43PIN22

C636

0.1u/6.3V_2

C96310
I219@0.1u/6.3V_2

C96309

I219@22u/6.3V_6

2

C96308
I219@1u/10V_2

C96300

0.1u/6.3V_2

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

C641

C96301

0.1u/6.3V_2

0.1u/6.3V_2

LAN RTL8111K/I219

LAN RTL8111K/I219

LAN RTL8111K/I219

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

C642

0.1u/6.3V_2

1

C96302
10u/6.3V_4

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

28 62Tuesday, October 06, 2020

28 62Tuesday, October 06, 2020

28 62Tuesday, October 06, 2020

C96303
10u/6.3V_4

1A

1A

1A

5

https://vinafix.com/

KEYBOARD (KBC)

30

D D

29

CN18

15@50584-0280N-V02

C C

MY16

28

MY17

27

MY0

26

MY1

25

MY2

24

MY3

23

MY4

22

MY5

21

MY6

20

MY7

19

MY8

18

MY9

17

MY10

16

MY11

15

MY12

14

MY13

13

MY14

12

MY15

11

MX0

10

MX1

9

MX2

8

MX3

7

MX4

6

MX5

5

MX6

4

MX7

3
2

NBSWON#_R

1

R720

33_1%_2

D33
AZ5725-01F.R7G

1 2

MY16 [33]
MY17 [33]
MY0 [33]
MY1 [33]
MY2 [33]
MY3 [33]
MY4 [33]
MY5 [33]
MY6 [33]
MY7 [33]
MY8 [33]
MY9 [33]
MY10 [33]
MY11 [33]
MY12 [33]
MY13 [33]
MY14 [33]
MY15 [33]

MX0 [33]
MX1 [33]
MX2 [33]
MX3 [33]
MX4 [33]
MX5 [33]
MX6 [33]
MX7 [33]

NBSWON#

C96346
*180p/25V_2

NBSWON# [30,33]

Prevent ESD/EOS
Layout near
device

For 14"

30

28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10

9
8
7
6
5
4
3
2
1

29

CN19

14@50584-0280N-V02

MX0
MX1
MX2
MX3
MX4
MX5
MX6
MX7

4

Touch Pad

MY16
MY17
MY0
MY1
MY2
MY3
MY4
MY5
MY6
MY7
MY8
MY9
MY10
MY11
MY12
MY13
MY14
MY15

NBSWON#_R

3

+3V_S5

4.7K_1%_2

TPCLK[33]

EC

TPDATA[33]

I2C1_DATA_TP[6]
I2C1_CLK_TP[6]

TPD_INT#[6]

TPD_INT#_EC[33]

4.7K_1%_2

L23 H CB1005KF-330T30_3A
L24 H CB1005KF-330T30_3A

R560 *0_4/S
R558 *0_4/S
R573 *0_4/S

R25473 *0_4/S

R566

R567

C697 10p/25V_2

C696 10p/25V_2

1 2
1 2

C698

*10p/25V_2

2

C699
*10p/25V_2

TPD_EN[33]

TPCLK-1
TPDAT-1

TP_SMB_DATA
TP_SMB_CLK
TP_INTH#_L

+3V_S5

C695

0.1u/6.3V_2

R572

R574

*10K_1%_2

+3V_S5

*0_4/S

R69054

*Short_0603

1
2
3
4
5
6
7
8

196047-08021-3

1

29

CN33

910

For 15"

B B

MY5

C707 220p/25V_2

MY6

C706 220p/25V_2

MY3

C708 220p/25V_2

MY7

C709 220p/25V_2

MY8

C711 220p/25V_2

MY9

C713 220p/25V_2

MY10

C714 220p/25V_2

MY11

C715 220p/25V_2

MY1

C716 220p/25V_2

MY2

C717 220p/25V_2

MY4

C718 220p/25V_2

MY0

C719 220p/25V_2

MX4

C720 220p/25V_2

MX6

C721 220p/25V_2

MX3

C722 220p/25V_2

MX2

C723 220p/25V_2

MX7

C724 220p/25V_2

MX0

C725 220p/25V_2

MX5

C726 220p/25V_2

MX1

C727 220p/25V_2

MY12

C728 220p/25V_2

MY13

C729 220p/25V_2

MY14

C730 220p/25V_2

MY15

C731 220p/25V_2

MY16

C732 220p/25V_2

MY17

C733 220p/25V_2

FAN

+3V

R576
1K_1%_2

2

FAN_PWM[33]

1 3

Q6523
METR3904-G

+5V

R25373
10K_1%_2

FAN1_RPM[33]

+3V

R25372
10K_1%_2

+5V

R575

*Short_0603

+5V_FAN

FAN_PWM_C

FAN3

56

1
2
3
4

50278-00401-V01

KB_BL LED

+5V +5V

2

C734 *2.2u/10V_4

1

Q30
DMP2130L-7

3

C736

4.7u/6.3V_4

+5V_KB

C737

0.01u/50V_4

R69055 *Short_0603

4

4
3
2
1

CN13

5 6

50505-00401-V01

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

KB/TP/FAN/PB/KBL

KB/TP/FAN/PB/KBL

KB/TP/FAN/PB/KBL

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet of

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

29 62Tuesday, October 06, 2020

29 62Tuesday, October 06, 2020

29 62Tuesday, October 06, 2020

1A

1A

1A

R579
10K_1%_2

A A

KB_BL_LED[33]

2

Q31
DDTC144EUA-7-F

1 3

5

5

https://vinafix.com/

4

3

2

1

TPM NPCT750

22

8

VHIO_2

1

VHIO_1

GND_2

EPAD

16

23

33

+3V3_TPM_VSB

R25347 *Short_0603

R25348 *0_5%_6

VSB

NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
NC_7
NC_8

NC_9
NC_10
NC_11
NC_12
NC_13
NC_14
NC_15
NC_16

GND_1

NPCT750AABYX

C743 10u/6.3V_4
C745 0.1u/6.3V_2

2
3
5
7
9
10
11
12
14
15
25
26
27
28
31
32

+3V_SPI

+3V

Finger print

R25295 *Short_0402

PBA_FP_PWREN#[33]

PBA_FP_PWREN#

USBP7+_FP[11]

USBP7-_FP[11]

+PBA_PWR+3VPCU

R609 FP@10K_1%_2

C750

*FP@0.01u/50V_4

USBP7+_FP
USBP7-_FP

+PBA_PWR

C749

*FP@2.2u/10V_4

R67492 FP_SPIN_N@0_5%_4
R67493 FP_SPIN_N@0_5%_4

2

1

Q32
FP@DMP2130L-7

3

+PBA_PWR_R

C752
FP@4.7u/6.3V_4

+3V_S5

R608
*FP@0_5%_4

C753
FP@0.01u/50V_4

+PBA_PWR_C

USBP7+_FP_P2
USBP7-_FP_P2

R614

*Short_0603

8
7
6
5
4
3
2
1

+3V3_TPM

+3V3_TPM

D D

C C

R580 10K_1%_2

+3V_SPI

R583 10K_1%_2

R586 10K_1%_2

OPTIONAL:
Required if the Chipset
does not have an internal
pull-up on SPI CS# and/or
MISO signals.

SLP_S0#[13,33,47]

TPM_PIRQ#[6]

TPM_SPI0_CLK[16]
TPM_SPI0_SI[16]
TPM_SPI0_SO[16]

SPI_TPM_CS#_TPM[16]

PLTRST#[13,19,28,32,33,39,45]

TPM_PIRQ#

TPM_SPI0_SO

SPI_TPM_CS#_TPM

TPM_PIRQ#

TPM_SPI0_SO
SPI_TPM_CS#_TPM

1 2

D22 *PESD5V0H1BSF

+3V_SPI

+3V

R592 *0_5%_2
R593 *0_2/S

option if design PP

R600 *1.2K_5%_2

R601 *0_2/S

R25344 *Short_0603

R25346 *0_5%_6

C740 10u/6.3V_4
C741 0.1u/6.3V_2
C742 0.1u/6.3V_2
C744 0.1u/6.3V_2

PP

TPM_LRESET#

U33

30
29
18

19
21
24
20

6

13

4

17

SCL/GPIO1
SDA/GPIO0
PIRQ_N/GPIO2

SCLK
MOSI/GPIO7
MISO
SCS_N/GPIO5

GPIO3
GPIO4
PP/GPIO6

PLTRST_N

30

+PBA_PWR_C

+PBA_PWR_C

CN14

9 10

FP_SPIN_N@196241-08021-3

USBP7+_FP_P2
USBP7-_FP_P2

B B

Reserve for SPIN

CN52

1718

1
2
3
4
5
6

USBP7+_FP_P4

7

USBP7-_FP_P4

8
9

INT_BTN_L

10

PBA_FP_PWREN#

11
12
13
14
15
16

A A

5

FP_SPIN@51619-01601-V01

4

+PBA_PWR_C
+3VPCU

EC_VOLUP_BTN_ODL [33,34]
EC_VOLDN_BTN_ODL [33,34]

R67861 FP_SPIN@0_5%_4

PWRLED# [33,45]
SUSLED# [33,45]
BATLED0# [33,45]
BATLED1# [33,45]

FP_SPIN@AZ5725-01F.R7G

EC16

3

1 2

USBP7+_FP_P4

NBSWON# [29,33]

USBP7-_FP_P4

12

EC17
FP_SPIN@AZ5725-01F.R7G

R67497 FP_SPIN@0_5%_4
R67496 FP_SPIN@0_5%_4

2

FP_SPIN_N@AZ5725-01F.R7G

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet

12

EC8

EC7

FP_SPIN_N@AZ5725-01F.R7G

1 2

USBP7+_FP
USBP7-_FP

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

TPM/PBA/Spin side key

TPM/PBA/Spin side key

TPM/PBA/Spin side key

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

30 62Tuesday, October 06, 2020

30 62Tuesday, October 06, 2020

30 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

4

3

2

1

SATA HDD & LED

+5V

D D

C C

HDD_MS_PWR_EN_GPPB4[4 ]

B B

C770 *10u/6.3V_4

C771 10u/6.3V_4

C772 0.1u/6.3V_2

HDD_MS_PWR_EN[33,34]

+5V

R69079 *0_5%_2

R67359 *HDD@Short_0603

Q6644 *HDD_MS@AO3413

C96920 **HDD_MS@0.1u/6.3V_2

R69047 *HDD_MS@100K_1%_2

+3V_S5

R69048
**HDD_MS@10K_1%_2

R69049
*HDD_MS@100K_1%_2

1

2

C20143

HDD@0.01u/10V_2

3

2

3

Q6645
*HDD_MS@2N7002K

1

+5V_HDD

+5V_HDD

C689

*HDD@0.1u/6.3V_2

R69046 *HDD_MS@0_5%_4

C96921
*HDD_MS@0.1u/6.3V_2

C680

*HDD@0.1u/6.3V_2

C670

HDD@10u/6.3V_4

+3VPCU

HDD_MS_PWR_ENHDD_MS_PWR_EN

DEVSLP0[1 1]

R67358 *HDD@0_4/S

C96242

*HDD@47u/6.3V_8

C96918 **HDD_MS@0.1u/6.3V_2

R69043 *HDD_MS@100K_1%_2

+3V_S5

R69044
**HDD_MS@10K_1%_2

R69042
*HDD_MS@100K_1%_2

DEVSLP0_R

C669

*HDD@47u/6.3V_8

R67866 *HDD@ 0_4/S

SATA_RXP0_CN
SATA_RXN0_CN

SATA_TXN0_CN
SATA_TXP0_CN

3

1

Q6642 *HDD_MS@AO3413

2

3

2

Q6643
*HDD_MS@2N7002K

1

2526

23

21

1

CN11

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

22

24

HDD@GS12201-1011-7H

R69045 *HDD_MS@0_5%_4

C96919
*HDD_MS@0.1u/6.3V_2

31

+601_VCC+5VPCU +5V_HDD

+601_VCC

EQ2

R1234 HDD@4.7K_1%_2
R497 HDD@4.7K_1%_2

R1235 HDD@4.7K_1%_2
R504 HDD@4.7K_1%_2

R499 *HDD@4.7K_1%_2
R506 *HDD@4.7K_1%_2
R1236 *HDD@4.7K_1%_2

SATA_TXP0_HDD[1 1]
SATA_TXN0_HDD[1 1]
SATA_RXN0_HDD[11]

A A

SATA_RXP0_HDD[11]

R1239 *HDD@Short_0603

5

C6586 HDD@0.01u/10V_2
C6587 HDD@0.01u/10V_2
C6588 HDD@0.01u/10V_2
C6589 HDD@0.01u/10V_2

+601_VCC+3V

C6607
HDD@10u/6.3V_4

SATA_TXP0_IN
SATA_TXN0_IN
SATA_RXN0_IN
SATA_RXP0_IN

C6598
HDD@0.1u/6.3V_2

Re-Driver

4

SATA_TXP_OUT
SATA_TXN_OUT
SATA_RXN_OUT
SATA_RXP_OUT

C6599
HDD@0.1u/6.3V_2

C6594 HDD@0.01u/10V_2
C6595 HDD@0.01u/10V_2
C6596 HDD@0.01u/10V_2
C6597 HDD@0.01u/10V_2

C6600
HDD@0.1u/6.3V_2

SATA_TXP0_CN
SATA_TXN0_CN
SATA_RXN0_CN
SATA_RXP0_CN

C6601
HDD@0.1u/6.3V_2

C6602
HDD@0.1u/6.3V_2

3

R495 *HDD@4.7K_1%_2

EQ1

R498 *HDD@4.7K_1%_2

DE1

R503 *HDD@4.7K_1%_2

DE2

R505 *HDD@4.7K_1%_2

DEW1

R500 HDD@4.7K_1%_2

DEW2

R1237 HDD@4.7K_1%_2

EN

R1238 HDD@4.7K_1%_2

SATA HDD Re-driver

EQ2
H - 14dB
X - 0dB
L - 7dB

EQ1
H - 14dB
X - 0dB
L - 7dB

DEW1
H - Long Duration
X - NC (Long)
L - Short Duration

DE1
H - -2dB
X - -4dB
L - 0dB

DE2
H - -2dB
X - -4dB
L - 0dB

DEW2
H - Long Duration
X - NC (Long)
L - Short Duration

SW7 - EN
H - Enabled
L - Standby Mode

2

SATA_TXP0_IN
SATA_TXN0_IN

SATA_RXN0_IN
SATA_RXP0_IN

+601_VCC

DEW2
EN
DE2
DE1

+601_VCC

1
2
3
4
5

6
7
8
9

10

U42
HDD@SN75LVCP601RTJR

Size Document N umber Rev

Size Document N umber Rev

Size Document N umber Rev

HDD&Re-driver/Hole

HDD&Re-driver/Hole

HDD&Re-driver/Hole

Date: Sheet o f

Date: Sheet o f

Date: Sheet o f

RX1P
RX1N
GND#1
TX2N
TX2P

DEW2
EN
DE2
DE1
VCC#1

EQ1

EQ2

DEW1

20

19

18

17

16

EQ2

VCC#2

21

EQ1

PPAD

DEW1

GND#3

TX1P
TX1N

GND#2

RX2N

RX2P

GND#4
GND#5
GND#6
GND#7
GND#8

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

15
14
13
12
11

22
23
24
25
26

1

SATA_TXP_OUT
SATA_TXN_OUT

SATA_RXN_OUT
SATA_RXP_OUT

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1A

1A

31 62Tuesday, October 06, 2020

31 62Tuesday, October 06, 2020

31 62Tuesday, October 06, 2020

1A

5

https://vinafix.com/

R/C to CONN<0.5"

PCIE_RXN5_SSD[11]
PCIE_RXP5_SSD[11]

PCIE_TXN5_SSD[11 ]
PCIE_TXP5_SSD[ 11]

PCIE_RXN6_SSD[11]
PCIE_RXP6_SSD[11]

PCIE_TXN6_SSD[11 ]
PCIE_TXP6_SSD[ 11]

PCIE_RXN7_SSD[11]
PCIE_RXP7_SSD[11]

PCIE_TXN7_SSD[11 ]
PCIE_TXP7_SSD[ 11]

D D

PCIE_RXP8_SSD[11]
PCIE_RXN8_SSD[11]

PCIE_TXN8_SSD[11 ]
PCIE_TXP8_SSD[ 11]

CLK_PCIE_SSDN[12]
CLK_PCIE_SSDP[12]

R2652 *SSD@0_2/S
R2653 *SSD@0_2/S

C788 S SD@0.22u/6.3V_2
C789 S SD@0.22u/6.3V_2

R2654 *SSD@0_2/S
R2655 *SSD@0_2/S

C790 S SD@0.22u/6.3V_2
C791 S SD@0.22u/6.3V_2

R2656 *SSD@0_2/S
R2657 *SSD@0_2/S

C792 S SD@0.22u/6.3V_2
C793 S SD@0.22u/6.3V_2

R647 *SSD@0_2/S
R646 *SSD@0_2/S

C794 S SD@0.22u/6.3V_2
C795 S SD@0.22u/6.3V_2 C96930

R2658 *SSD@0_2/S
R2659 *SSD@0_2/S

PCIE_RXN5_SSD_C
PCIE_RXP5_SSD _C

PCIE_TXN5_SSD_C
PCIE_TXP5_SSD_ C

PCIE_RXN6_SSD_C
PCIE_RXP6_SSD _C

PCIE_TXN6_SSD_C
PCIE_TXP6_SSD_ C

PCIE_RXN7_SSD_C
PCIE_RXP7_SSD _C

PCIE_TXN7_SSD_C
PCIE_TXP7_SSD_ C

PCIE_RXP8_SSD _C
PCIE_RXN8_SSD_C

PCIE_TXN8_SSD_C
PCIE_TXP8_SSD_ C

CLK_PCIE_SSDN_C
CLK_PCIE_SSDP _C

TP13376

PEDET

4

M key

CN16

NGFF MKEY

1

GND#1

3

GND#3

5

PETN3

7

PETP3

9

GND#7

11

PERN3

13

PERP3

15

GND#8

17

PETN2

19

PETP2

21

GND#2

23

PERN2

25

PERP2

27

GND#9

29

PETN1

31

PETP1

33

GND#10

35

PERN1

37

PERP1

39

GND#11

41

SATA B+/PETN0

43

SATA B-/PETP0

45

GND#12

47

SATA A-/PERN0

49

SATA A+/PERP0

51

GND#13

53

REFCLKN

55

REFCLKP

57

GND#14

67

NC#1

69

PEDET(OC-PCIE/GND-SATA)

71

GND#4

73

GND#5

75

GND#6

76767777787879

3.3Vaux_1

3.3Vaux_2

DAS/DSS#(I)(OD)

3.3Vaux_3

3.3Vaux_4

3.3Vaux_5

3.3Vaux_6

DEVSLP

PERST#/NC
CLKREQ#/NC
PEWAKE#/NC

SUSCLK

3.3Vaux_7

3.3Vaux_8

3.3Vaux_9

79

100 mils

2
4
6

NC#10

8

NC#11

10
12
14
16
18
20

NC#12

22

NC#13

24

NC#14

26

NC#15

28

NC#16

30

NC#17

32

NC#2

34

NC#3

36

NC#4

38
40

NC#5

42

NC#6

44

NC#7

46

NC#8

48

NC#9

50
52
54
56

NC#18

58

NC#19

68

70
72
74

SSD@NASM0-S6701-TSH4

R69097 *Short_0201

1.4A

+3V_SSD

DEVSLP#

SSD_PLTRST#

R69099 *0_5%_2

R69098 *0_5%_2

+3V_S5

+3V_SSD

TP2092

TP13375

+3V_SSD

3

PCIE_CLKREQ_SS D# [12]
PCIE_WAKE# [13,28,4 5]

SUSCLK_32K [12,32]

SSD_MS_PWR_ EN_GPPD16[6]

2

+3V+3V_SSD

EC9 SSD@10u/6.3 V_4

C786 SSD @0.1u/6.3V_2

C785 *SS D@0.1u/6.3V_2

C2616 *S SD@0.1u/6.3V_2

+3VPCU +3V_SSD

R69100 *0_5%_2

R2661 *S SD@Short_0603

C96929 **SSD_MS@0.1u/6.3V_2

R69093 *SSD_MS@100K_1% _2

+3V_S5

R69094
**SSD_MS@10K_1 %_2

HDD_MS_PWR_EN

R69096
*SSD_MS@100K_ 1%_2

EC10 SSD@10u/6.3V_4

EC11 SSD@0.1u/6.3V_2

321

Q6655 *SSD_MS@AO341 3

3

2

Q6656
*SSD_MS@2N7002K

1

R69092 *SSD_MS@0_5%_4

*SSD_MS@0.1u/6.3 V_2

1

32

PCIE_TXP3_W LAN[11]
PCIE_TXN3_WLAN[11]

PCIE_RXP3_W LAN[11 ]
PCIE_RXN3_WL AN[11]

CLK_PCIE_W LANP[12 ]
CLK_PCIE_W LANN[12]

FROM PCH

CNVI_EN[6]

SPL_WLAN#[13]

non M3

1

2

3 5

CNV_WR_LANE1_DN[1 2]
CNV_WR_LANE1_DP[12]

CNV_WR_LANE0_DN[1 2]
CNV_WR_LANE0_DP[12]

CNV_WR_CLK_DN[12]
CNV_WR_CLK_DP[12 ]

CNV_WT_LANE1_DN[12]
CNV_WT_LANE1_DP[12]

CNV_WT_LANE0_DN[12]
CNV_WT_LANE0_DP[12]

CNV_WT_CLK_DN[12 ]
CNV_WT_CLK_DP[1 2]

4

U6565
*M74VHC1GT08DFT2G

USBP10+_BT[11 ]

USBP10-_BT[1 1]

C202 0.1u/6 .3V_2
C203 0.1u/6 .3V_2

SSD_PLTRST#

CNVI POWER SWITCH

R68941 *Short_0201

R68942 *0_5%_ 2

FROM EC

WLANPWR#[33]

3.3Vaux#1

3.3Vaux#2
LED#1

PCM_CLK

PCM_SYNC

1.8v

PCM_IN

PCM_OUT

1.8v

LED#2

GND#13

UART Wake

UART Rx

1.8v

UART Tx

1.8v

UART RTS

1.8v

UART CTS

1.8v

Clink RESET

CLink DATA

CLink CLK

COEX3
COEX2
COEX1

SUSCLK(32KHz)

PERST0#
W_DISABLE2#
W_DISABLE1#

NFC_I2C_SM_CLK

NFC_I2C_IRQ

UIM_POWER_SNK
UIM_POWER_SRC

3.3Vaux#3

3.3Vaux#4

GND#176GND#277NC#178NC#2

NASE0-S6701-TS40

R68752

**10K_1%_2

Q6601A
**2N7002KDW

+3V_S5

+3V_WLAN_P

2
4
6
8
10
12
14
16
18
20
22

32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74

C96870
**0.1u/6.3V_2

R68757

**100K_1%_ 2

Hybrid Ekey

CN17

NGFF EKEY

1

GND#3

3

USB_D+

5

USB_D-

7

GND#4

9

SDIO CLK(O)

11

SDIO CMD(IO)

13

SDIO DAT0(IO)

15

SDIO DAT1(IO)

17

SDIO DAT2(IO)

19

SDIO DAT3(IO)

21

SDIO Wake(I)

23

SDIO Reset

33

PCIE_TXP3_W LAN_C
PCIE_TXN3_WLAN_C

MINICAR_PME# RF_OFF#

R68755
**75K_1%_2

GND#5

35

PETp0

37

PETn0

39

GND#6

41

PERp0

43

PERn0

45

GND#7

47

REFCLKP0

49

REFCLKN0

51

GND#8

53

CLKREQ0#

55

PEWake0#

57

GND#9

NFC_I2C_SM_DATA

59

PETp1

61

PETn1

63

GND#10

GPIO0_NFC_RESET#

65

PERp1

UIM_SWP/PERST1#

67

PERn1

69

GND#11

71

Reserved1

73

Reserved2

75

GND#12

79

+3VPCU

R68751

**10K_1%_2

Q6601B
**2N7002KDW

34

5

R68758 *1 0K_1%_2

61

2

3

TP9029

WIGIG_LED

R69030 *0_5%_ 2

CNV_RF_RESET#_L

R69031 *0_5%_ 2

MODEM_CLKREQ_L

R69032 *0_5%_ 2

CNV_BRI_RSP_L

R665 4 9.9_1%_2

CNV_RGI_RSP_L

R667 4 9.9_1%_2

R68943 *0_2/S
R68944 *0_2/S
R68945 *0_2/S

SUSCLK_32KHZ

R670 *0 _4/S

WLAN_RST#

R2665 *0_2/S

BT_OFF#

PULSAR_38P4M_REF CLK

38.4M : not supported and not connected by HrP.

2

+3V_S5

1

3

+3V_WLAN

C96878
**1000p/25V_2

TP13354

BT_OFF#

RF_OFF#

RF-Kill (W_DISABLE#) should not be asserted by
the EC when power is provided to the WLAN card as this will block
communication with
the IntelR ME during M3 state.

Q6600*D MP2130L-7

R68756 *0_5%_8

2

R671 *10 K_1%_2R68873 *Short_0201

R672 *10 K_1%_2

R68690 *Short_0201

R68691 *Short_0201

R68692 *0_5%_ 2

R68693 *0_5%_ 2

+3V_WLAN_P

M.2_BT_PCMCLK [13]

M.2_BT_PCMIN [13]

M.2_UART_BT_WAKE [4]

CNV_BRI_RSP [12 ]

CNV_RGI_DT [10,12 ]

CNV_RGI_RSP [1 2]
CNV_BRI_DT [12]
CL_RST# [9]
CL_DATA [9]
CL_CLK [9]
CNV_PA_BLANKING [12]
CNV_MFUART2_TXD [6]
CNV_MFUART2_RXD [ 6]
SUSCLK_32K [12,32]
PLTRST# [13,19, 28,30,33,3 9,45]

32KHz, CNVi autodetect for use
internal or external if external
alive

+3V_WLAN_P

BT_EN [33]

RF_EN [3 3]

INT_BT_OFF#_L [13]

INT_RF_OFF#_L [6 ]

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

Z8IA_ZAIA

PROJECT :

Z8IA_ZAIA

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

SSD/WLAN(CNVI)

SSD/WLAN(CNVI)

SSD/WLAN(CNVI)

Date: Sheet of

Date: Sheet of

Date: Sheet

Z8IA_ZAIA

1

of

32 62Tuesday, October 0 6, 2020

32 62Tuesday, October 0 6, 2020

32 62Tuesday, October 0 6, 2020

4

C96876
47u/6.3V_8

PLTRST#

SSD_MS_PWR_ EN_GPPA11[13 ]

C C

+3V_WLAN_P

WLAN

B B

CNV_RF_RESET#_L REQ_WLAN#

MODEM_CLKREQ_L

C805

C804

0.1u/6.3V_2

10u/6.3V_4

A A

+3V_WLAN_P

C802 10u/6.3V_4

C2609 0.1u/6. 3V_2

C96344 0.01u/10 V_2

REQ_WLAN#

MINICAR_PME#

R676
*75K_1%_2

R678
*75K_1%_2

100mils

C801

0.01u/10V_2

5

R652

4.7K_1%_2

+3V_WLAN_P

R651
100K_1%_2

R68872 *Short_0201

35

4

+1.8V_DEEP_SUS

35

4

+1.8V_DEEP_SUS

+3V_WLAN_P

C800
*0.1u/6.3V_2

+3V_WLAN_P

C96871
10u/6.3V_4

Q63 2N7002KTB321

Q33 *2N7002KTB321

R69029 *Short_0201

U35
*NL17SZ08DFT2G

2

1

U36
*NL17SZ08DFT2G

2

1

R2666 *0 _5%_8

R2667 *S hort_0603

C96872

0.1u/6.3V_2

C96873

0.01u/10V_2

+3V

PCIE_CLKREQ_W LAN# [12 ]

PCIE_WAKE# [13,28,3 2,45]

WLAN_PCIE_W AKE# [6]

CNV_RF_RESET# [13 ]

MODEM_CLKREQ [13]

+3V_S5

1A

1A

1A

5

https://vinafix.com/

1 2

EC(KBC)

R25306 2.2 _5%_6

+3V_LDO_ EC

D D

ADP_IN_E N_EC[36 ]

TABLET_MODE[3 4,42]

TYPE C_ADP_ IN[36 ]

SLP_SUS #_EC[13,55]

DPWROK _EC[13]

ACZ_SPKR[6,10,26]

MODE1[34,41]

SUSB#[13, 47,53]

C C

B B

PBA_FP_ PWREN#[30]

EC_VOLDN _BTN_ODL[30,3 4]

80PORT_DAT

WRST_IT80 13[34]

Privacy_EN[25,34 ]

TypeC_FAULT[36,37]

TS_EN[25]

MODE2[34,41 ]

SLP_S0#[13,3 0,47]

CLK_PCI_ EC

R402
*22_5%_ 2

C6562
*10p/25V _2

+1.8V_S5

ESPI_RES ET#[9]
ESPI_CLK[9]
ESPI_CS#[9]

R69083 *0_5%_4

R69084 * Short_0402

R68871 * Short_0402

R68765 *0_5%_4

R69103 * Short_0402

R69087
R69086

Prevent ESD/EOS Layout near device

C1210 180p /25V_2

R956 33_1%_2

R69085 *0_5%_4

R69107 *Short_0201

R68868 *0_5% _4

R68750 *Short_0201

R69088

R68568 deb ug@0_5%_4

R69014

R68883 *0_5%_4

Reserve switch for test

L29 BLM15AG121S N1D_0.5A

C6569

C6577

0.1u/6.3 V_2

0.1u/6.3 V_2

*0_5%_2
*0_5%_2

*0_5%_2

PCH_SPI1 _CLK_R[16 ]

R25307 *2.2_ 5%_6

R25317 2.2_ 5%_6

C2374 *180p/25 V_2

R894 *0_2/S

PCH_SPI_ CS0#_R[16]

PCH_SPI1 _SI_R[16]

PCH_SPI1 _SO_R[16]

EC_CCG_I2 C_INT#[36]

+3V

ESPI_0[9]
ESPI_1[9]
ESPI_2[9]
ESPI_3[9]

*0_5%_2

C96797
1000p/2 5V_2

12 mils

C6575

0.1u/6.3 V_2

0.1u/6.3 V_2

PROCHOT_EC

SIO_EXT_S CI#[6]

SmartCard_ON[40]

LANPWR #[28]

KB_BL_L ED[29]

DNBSWO N#[13]

TouchPanel_PW R[ 25]

EC_PWR OK[13]

PCH_BLON _EC[25]

ME_WR#[10]

AMP_MUTE#[26]

dGPU_OP P#[22]

ACIN[50]

TEMP_MBAT#[50]

PCBEEP_ EC[ 26]

DDR4_SUSO N_2V5[45,52]

EC_SIM_DE T[45]

MY16[29]
MY17[29]

FAN_PW M[29]

S5_ON[51, 55]

MY0[29 ]
MY1[29 ]
MY2[29 ]
MY3[29 ]
MY4[29 ]
MY5[29 ]
MY6[29 ]
MY7[29 ]
MY8[29 ]

MY9[29 ]
MY10[29]
MY11[29]
MY12[29]
MY13[29]
MY14[29]
MY15[29]

Reset SW (FSW)

C6565

C6574

0.1u/6.3 V_2

ESPI_RES ET#_EC
CLK_PCI_ EC

C6610 0.1u/6.3 V_2

TS_EN_C

PCH_SPI1 _SI_R
PCH_SPI1 _SO_R

S5_ON
EC_CCG_I2 C_INT#

WRST#

C6566

0.1u/6.3 V_2

ECAGND

TP13180
TP13181

+A3VPCU

+3VPCU_EC

C6570

0.1u/6.3 V_2

+3V_EC

C1189

0.1u/6.3 V_2

10

9
8

7
22
13

6

17

126

5
15
23
14

4
16

113
123

80

119

33
88
81
87

109
108

71
72
73
35
34

122

95
94

105
101
102
103

56
57
32

100
125

36
37
38
39
40
41
42
43
44
45
46
51
52
53
54
55

MX0[2 9]
MX1[2 9]
MX2[2 9]
MX3[2 9]
MX4[2 9]
MX5[2 9]
MX6[2 9]
MX7[2 9]

(MP remove)

R25321 * Short_0402

2

BI[50]

NBSWON #

A A

C6615

0.1u/6.3 V_2

1 3

2 4

SW5

5

debug@T3AL -23S-Q-T/R

SW2 *NDT016 -G1A-KKKT

1

4

11/11 FAE
suggestion
pin106 +3V_RTC
change to
+3VPCU_EC

C6578

0.1u/6.3 V_2

VSTBY_FSPI

114

121

11

EIO0/LAD0/GPM0
EIO1/LAD1/GPM1
EIO2/LAD2/GPM2
EIO3/LAD3/GPM3
ERST#/LPCRST#/GPD2
ESCK/LPCCLK/GPM4
ECS#/LFRAME#/GPM5

LPCPD#/GPE6

GA20/GPB5
ALERT#/SERIRQ/GPM6
PLTRST#/ECSMI#/GPD4
ECSCI#/GPD3
WRST#
KBRST#/GPB6
PWUREQ#/BBO/SMCLK2ALT/GPC7

CRX0/GPC0
CTX0/TMA0/GPB2

DAC4/DCD0#/GPJ4
FDIO3/DSR0#/GPG6
GINT/CTS0#/GPD5
PS2DAT1/RTS0#/GPF3
DAC5/RIG0#/GPJ5
PS2CLK1/DTR0#/GPF2
TXD/SOUT0/GPB1
RXD/SIN0/GPB0

ADC5/DCD1#/GPI5
ADC6/DSR1#/GPI6
ADC7/CTS1#/GPI7
RTS1#/GPE5
PWM7/RIG1#/GPA7
FDIO2/DTR1#/SBUSY/GPG1/ID7
CTX1/SOUT1/GPH2/SMDAT3/ID2
CRX1/SIN1/SMCLK3/GPH1/ID1

FSCK
FSCE#
FMOSI
FMISO

KSO16/SMOSI/GPC3
KSO17/SMISO/GPC5
PWM6/SSCK/GPA6

SSCE0#/GPG2
SSCE1#/GPG0

KSO0/PD0
KSO1/PD1
KSO2/PD2
KSO3/PD3
KSO4/PD4
KSO5/PD5
KSO6/PD6
KSO7/PD7
KSO8/ACK#
KSO9/BUSY
KSO10/PE
KSO11/ERR#
KSO12/SLCT
KSO13
KSO14
KSO15

VCC

VSTBY#126VSTBY#250VSTBY#392VSTBY#4

VSTBY#5

LPC / eSPI

CIR

EXTERNAL SERIAL FLASH

SPI ENABLE

KBMX

KSI0/STB#58KSI1/AFD#59KSI2/INIT#60KSI3/SLIN#61KSI462KSI563KSI664KSI7

4
3

5

6

4

106

65

74

AVCC

VFSPI

UART port

3

1

+3VPCU_EC PLL

C6573

0.1u/6.3 V_2

19

82

127

20

84

VSTBY#6

EGAD/GPE1

EGCS#/GPE283EGCLK/GPE3

SMCLK4/L80HLAT/BAO/GPE0

GPIO

IT5571
LQFP

VSS#5

VSS#1

VSS#227VSS#3

VSS#4

1

49

75

91

104

ECAGND

12

Vgs = 1.5V

2

Q81
PJA138K

C1044
*0.1u/25 V_2

1 2

L30 BLM15AG121S N1D_0.5A

AC_PRESE NT_EC [13]

USB_CHARG E_ON

U37 IT5571E-1 28/DX

93

97

3

GPH7

SM BUS

ID5/GPH598ID6/GPH699ID3/GPH396ID4/GPH4

SMDAT4/L80LLAT/GPE7

SMDAT2/PECIRQT#/GPF7

CLKRUN#/GPH0/ID0

PS/2

PS2CLK0/TMB0/GPF0/CEC

PS2DAT0/TMB1/GPF1

SMCLK5/PWM4/GPA4
SMDAT5/PWM5/GPA5

PWM

SMCLK2/PECI/GPF6

TACH1A/TMA1/GPD7

WAKE UP

RING#/CK32KOUT/LPCRST#/GPB7

A/D D/A

DAC2/TACH0B/GPJ2
DAC3/TACH1B/GPJ3

CLOCK

VCORE

AVSS

12

C1190

0.1u/6.3 V_2

L11
BLM15AG 121SN1D_0. 5A

+3V_RTC

R25310
100K_1% _2

3

4

5

6

1

2

SW4

TME-532W -Q-T/R_439

SMCLK0/GPB3
SMDAT0/GPB4
SMCLK1/GPC1
SMDAT1/GPC2

PS2CLK2/GPF4
PS2DAT2/GPF5

PWM0/GPA0
PWM1/GPA1
PWM2/GPA2
PWM3/GPA3

TACH0A/GPD6

GPC4
GPC6

PWRSW/GPE4

RI1#/GPD0
RI2#/GPD1

ADC0/GPI0
ADC1/GPI1
ADC2/GPI2
ADC3/GPI3
ADC4/GPI4

TACH2A/GPJ0

TACH2B/GPJ1

GPJ7
GPJ6

3

+3VPCU_EC

R67886 * Short_0402

CLR_CMOS [1 2]

EC_SIM_S W# [45]
USBON# [24,45 ]

USB_BC_O N [24]
USB_CHARG E_ON [24]

110

MBCLK

111

MBDATA
2ND_MBCLK

115

2ND_MBDATA

116

EC_PECR_ R

117
118

LID#_C

85
86
89
90

24

PWRLED #

25

BATLED1#

28

SUSLED#

29

BATLED0#

30

MAINON

31

47
48

120

SUSON

SYS_HWP G

124

107

NBSWON #

18
21

HWPG

112

ICMNT

66
67

C6564 10u/6 .3V_4

68
69

VRON

70

C96796 1 00p/50V_2

76

EN_3V_DX _LTE

77
78
79

2
128

C6563
180p/25 V_2

SM Bus 1

Battery , GPU

SM Bus 2

PD-CCG5 ,ThemalIC-98H ,ThemalIC-9AH ,Extension IO-IT8013

SM Bus 3

SM Bus 4

Debug port

7

8

3

+3V_LDO_ EC

R25308 33_ 1%_2

R359 *0_5% _4

R25330 *0_4/S

+3V_S5 VSTB Y_FSPI

LTE_BODY_S AR_ODL [45]

Prevent ESD/EOS Layout near device

R960 33_1 %_2
C1208 180p /25V_2

C6580 180p /25V_2
R895 33_1 %_2

R69101 * LTE@Short_0402

R380 4 3_5%_2

R25315 33_1%_2
C6572 1 80p/25V_2
D65 TVM0G 5R5M220R_2 2p

SYS_SHDN# [4,51,5 5]
EC_FPBAC K# [25]
TPCLK [29]
TPDATA [29]

PWRLED # [ 30,45]
BATLED1# [30,45]
SUSLED# [30 ,45]
BATLED0# [30,45]

MAINON [47,51 ,52,54,55]
LTE_OFF_O DL [45]

FAN1_RPM [2 9]

TYPEC1_OUT_1 -5A [37]

SUSON [47,51 ,52,54]

NBSWON # [29,30]

HWPG [13]

RSMRST# [13]

ICMNT [50]

ECAGND

USIM_DET [45]

VRON [53]

IDCHG_R [50]

EN_3V_DX _LTE [45]

PCH_PW ROK [13]

USB_CLT1 [24]

IR_WP# _EC [25]

R68570 d ebug@0_5%_ 4

R69080 * EX-IO@0_5%_ 4
R68736 * 0_5%_4

R69090

R69089

Prevent ESD/EOS Layout near device

R25318 33_1 %_2

R69102 * LTE@Short_0402

TPD_INT#_EC

Prevent ESD/EOS Layout near device

CN66
debug@51 614-00601-V 01

1
2
3
4
5
6

80PORT_CL K
80PORT_DAT

PLTRST# [1 3,19,28,30 ,32,39,45]

+5V

2

BT_EN [32]

TPD_EN [29]

BOARD_ID8 _SIM_Type1 [13 ,15,45]

MBCLK [22,50]

MBDATA [ 22,50]
2ND_MBCLK [ 34,45,46]
2ND_MBDATA [3 4,45,46]
EC_PECI [4]

LID# [25,42]

Prevent ESD/EOS Layout near EC

80PORT_CL K

*0_5%_2

*0_5%_2

C6568
180p/25 V_2

RF_EN [32]

BOARD_ID9 _SIM_Type2 [13,1 5,45]

TPD_INT#_EC [29]

2

R68769 *0_5%_4

R68870 *0_5%_4

EC Mirror Code
GPG2 PU 10K
GPD2 PD 100K (PCH side)

LED

SM BUS PU(KBC)

A_INT [34]

HDD_MS_PW R_EN [31,34]

EC_VOLUP _BTN_ODL [ 30,34]

SUSC# [13]

Battery module

UMA& VGA SKU
Need Stuff

+3V_LDO_ EC

HWPG(KBC)

R68764 * 0_5%_4

CCG5

1

R25300
100K_1% _2

2

C6571
1u/10V_ 2

+1.8V

HWPG_1 .5V[55]

HWPG_1 .8VS5[54,55]

HWPG_V DDR[52]

HWPG_2 .5V[52]
SYS_HWP G[ 49,51]

1

KL_NO_E C [5 1]

WLANPW R# [32]

TPD_INT#_EC

EN_3V_DX _LTE

NBSWON #

S5_ON

ESPI_RES ET#_EC

MAINON

SUSON

VRON

PCH_SPI1 _SI_R

PCH_SPI1 _SO_R

PWRLED #

BATLED1#

SUSLED#

BATLED0#

MBCLK

MBDATA

2ND_MBCLK

2ND_MBDATA

EC_CCG_I2 C_INT#

R67448 * Short_0402

R67447 * Short_0402

PROCHOT_EC

D63
RB500V-4 0

WRST#

+3V_S5

R101

4.7K_1% _2

34

5

Q6651A
PJX138K

R25524 *0_ 5%_4

D62 *RB5 00V-40

D51 *RB5 00V-40

D64 *RB5 00V-40

D60 *RB5 00V-40

Size Docum ent Number Rev

Size Docum ent Number Rev

Size Docum ent Number Rev

KBC IT55 71

KBC IT55 71

KBC IT55 71

Date: Sheet of

Date: Sheet of

Date: Sheet of

GPU_CHOK E_THERMAL [34,56]

*10K_1% _2

R25323

R67871 *1 0K_1%_2

R25314 10K_1% _2

R25309 10K_1% _2

R68864 *100K_1 %_2

R890 100 K_1%_2

R25320 100K_1 %_2

R25311 100K_1 %_2

R25303 *10K_1% _2

R25316 *10K_1% _2

R67484 100K_1 %_2

R67485 100K_1 %_2

R67486 100K_1 %_2

R67487 100K_1 %_2

+3V_LDO_ EC

R361

R369

R383

R25304

4.7K_1% _2

4.7K_1% _2

+3V_LDO_ EC

4.7K_1% _2

4.7K_1% _2

R67604 *2.2K_5% _2

3

Q6509

2

2N7002K

1

R25298
100K_1% _2

61

2

Q6651B
PJX138K

2

1

2

1

2

1

2

1

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

33

+3VPCU

+3V_LDO_ EC

+3V_LDO_ EC

+3V_LDO_ EC

EC_CCG_I2 C_SCL [36]

EC_CCG_I2 C_SDA [36]

H_PROCHOT# [4,14,50, 53]

+3V

R25312
10K_1%_ 2

HWPG

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

33 6 2Tuesday, October 06 , 2020

33 6 2Tuesday, October 06 , 2020

33 6 2Tuesday, October 06 , 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

R69035 *0_5%_4

+3V_LDO_EC +1.8V_S5

R68881 *EX- IO@0_5%_4

C96879
EX-IO@0.1u/6.3V_2

D D

C96880
EX-IO@0.1u/ 6.3V_2

R68867 *EX- IO@0_5%_4

4

HDD_MS_PWR_EN [31,33]

3/26 Acer request Pivacy LCM

Privacy_EN [25,33]

GPU_CHOKE_THERMAL [33,56]

TABLET_MODE [33,42]

MO D E1 [33,41]

MO D E2 [33,41]

3

2

1

34

All I/O Signals are 3.3V CMOS Level.

+3V_LDO_EC +1.8V_S5

GP615GP514GP413GP312GP2

A21A12A03WRST #4NC_5

A_A2

A_A1

A_A0

11

GP1
GP0

NC/ VCOREI

INT

NC_6

5

EX-IO@IT8013FN/ CX

R68796
*EX-IO@0_5%_4

10
9
8

VCOREI

7
6

EC_VOLDN_BTN_ODL [30,33]

EC_VOLUP_BTN_ODL [30, 33]

U6556

R68795

*EX-IO@Short _0603

VSTBY_3.3V_R

A_SCL A_I NT
A_SDA

C C

+3V_LDO_EC

16
17
18
19
20

21

GP7
VSS
VSTBY33
SCL
SDA

EPAD

IT8013/12
QFN-20

VSTBY_1.8V for IT8012

Note:VCOREI power-up can't slow than VSTBY_3.3V.

Option:

1

R68799
EX-IO@10K_1%_2

B B

C96881
EX-IO@1u/10V_2

A A

D13148
EX-IO@RB500V-40

For Power OFF

2

resume discharge

5

WRST_IT8013 [33]

Address 44H / 0100 (A2)(A1)(A0)

+3V_LDO_EC +3V_LDO_EC +3V_LDO_EC

R68802
*EX-IO@4.7K_1%_2

A_A2 A_A1 A_A0

R68806
EX-IO@4.7K_1% _2

4

R68803
EX-IO@4.7K_1%_2

R68807
*EX-IO@4.7K_1%_2

R68804
*EX-IO@4.7K_1%_2

R68808
EX-IO@4.7K_1%_2

+3V_LDO_EC

R68865 EX-IO@0_5%_4

A_SDA

R68813 *EX-IO@2 .2K_5%_2

R68814 *EX-IO@2 .2K_5%_2

A_SCL

R69012 EX-IO@2.2K_5%_2

A_SDA

A_SCL

3

A_I NT

C96912 *EX-IO@0.1u /6.3V_2

C96913 *EX-IO@0.1u /6.3V_2

Q6606A *EX-IO @2N7002KDW

3 4

6 1

A_I NT [33]

5

2

Si ze Document Number Rev

Si ze Document Number Rev

Si ze Document Number Rev

Da te: Sheet o f

Da te: Sheet o f

Da te: Sheet o f

+3V_LDO_EC

Q6606B *EX-IO @2N7002KDW

R68866 EX-IO@0_5%_4

2

2ND_MBDATA [33,45,46]

2ND_MBCLK [33,45,46]

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

USB DB/RS232/DMIC2

USB DB/RS232/DMIC2

USB DB/RS232/DMIC2

1

TO EC

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

34 62Tuesday, October 06, 2020

34 62Tuesday, October 06, 2020

34 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

U6549D

TCP0_TX_P0_ C
TCP0_TX_N0 _C TBTA_SSRX1_P TBTA_SSRX1_P_C

TCP0_TXRX_P0_ C
TCP0_TXRX_N0 _C TBTA_SSTX1_P TBT A_SSTX1_P_C

TCP0_TX_P1_ C
TCP0_TX_N1 _C TBTA_SSRX2_P TBTA_SSRX2_P_C

TCP0_TXRX_P1_ C
TCP0_TXRX_N1 _C TBTA_SSTX2_P TBT A_SSTX2_P_C

R68610

*1M_1%_2

TCP0_FLASH_D I R T_I2C_SCL
TCP0_FLASH_D O RT_I2C_SDA
TCP0_FLASH_C S# RT_I2C_INT RT_I2C_INT
TCP0_FLASH_C LK TBT_FORCE_ PWR

TCP0_THE RMDA

TCP0_TEST _PWRGD AN_RSENSE

C96819 2.2u/10V_4

C96820 2.2u/10V_4

C96829

47u/6.3V_6

A2

B2

C2

VSS_ANA#10
VSS_ANA#20
VSS_ANA#11
VSS_ANA#12
VSS_ANA#17
VSS_ANA#16
VSS_ANA#22
VSS_ANA#18
VSS_ANA#13
VSS_ANA#15
VSS_ANA#14

R68634
10K_1%_2

C96799 0.22u/25V_2
C96800 0.22u/25V_2

C96798 0.22u/25V_2
C96803 0.22u/25V_2

C96806 0.22u/25V_2
C96807 0.22u/25V_2

C96810 0.22u/25V_2
C96811 0.22u/25V_2

TBT_LSX0_T XD
TBT_LSX0_RXD TBTA_SBU1_TX_BB

TCP0_AUX_DP_R
TCP0_AUX_DN_ R

TP13340
TP13341
TP13342
TP13343

TP13344

F12
G7
H1
H2
H11
H12
J9
K1
K2
K11
K12

VCC3V3_FLASH

C96835
47u/6.3V_6

TCP0_TX_P0[2]
TCP0_TX_N0[2]

TCP0_TXRX_P0[2]
TCP0_TXRX_N0[2] TBTA_TX1_P [3 7]

TCP0_TX_P1[2]
TCP0_TX_N1[2]

TCP0_TXRX_P1[2]

D D

TBT_LSX0_T XD_Soc[2]
TBT_LSX0_RXD_ Soc[2,15] TBTA_SBU1_T X_BB [36]

+VCC3P3_LC_ TCP0

R68621 10K_1%_2
R68622 10K_1%_2
R68623 10K_1%_2
R68624 10K_1%_2

+VCC3V3_SX_TCP0

C C

R68631 *10K_1%_ 2

B B

B1

B12

D1

D2
D11
D12

F1

F2

F7

F9
F11

A A

TCP0_TXRX_N1[2] TBTA_TX2_P [3 7]

R68815 *Short_0201
R68816 *Short_0201

TCP0_AUX_DP[2 ]
TCP0_AUX_DN[2]

U6549C

VSS_ANA#1
VSS_ANA#2
VSS_ANA#3
VSS_ANA#4
VSS_ANA#5
VSS_ANA#6
VSS_ANA#21
VSS_ANA#7
VSS_ANA#19
VSS_ANA#8
VSS_ANA#9

RT_PWR _EN_P1[36]

R68606 *Short_0201
R68608 *Short_0201

TCP0_JTAG_T DI TC P0_JTAG_TDI
TCP0_JTAG_T MS TCP0_JTAG_TMS S MB_SML0_CLK
TCP0_JTAG_T CK TCP0_JTAG_TCK SMB_SML 0_DAT
TCP0_JTAG_T DO TCP0_JTAG_TDO TCP0_FLASH_SH ARE_EN

+VCC3P3_LC_ TCP0

GND

3/4

VSS#1

VSS#2

VSS#3

JHL8040R QU RW

F3

F5

G5

5

J1

ASSRXp1

J2

ASSRXn1

G1

ASSTXp1

G2

ASSTXn1

C1

ASSRXp2

C2

ASSRXn2

E1

ASSTXp2

E2

ASSTXn2

M7

PA_LSTX_SBU1

L7

PA_LSRX_SBU2

L8

PA_AUX_P

M8

PA_AUX_N

JHL8040R QU RW

R68874

*1M_1%_2

U6549A

C6

EE_DI

B4

EE_DO

B6

EE_CS#

C7

EE_CLK

A3

TDI

C3

TMS

B5

TCK

C5

TDO

M11

THERMDA

M12

TEST_EDM

B2

FUSE_VQPS_64

A11

MONDC

A12

NC_A12

L12

MONDC_SVR

B3

TEST_PW R_GOOD

B11

TEST_EN

A1

ATEST_P

A2

ATEST_N

JHL8040R QU RW

+VCC3P3_ANA_TC P0

+VCC3P3_LC_ TCP0

+VCC0V9_SVR_TC P0

+VCC0P9_LC_ TCP0

+VCC0P9_LVR_T CP0

C96824

2.2u/10V_4

U6550

VIN#1

VIN#2

ON

C96825
10u/6.3V_4

+VCC0V9_SVR_TC P0

PIN.G3

PIN.E9 PIN.F6PIN.G6

C96832

C96830

2.2u/10V_4

2.2u/10V_4

A1

VOUT#1

B1

VOUT#2

GND

C1

TPS22924C YZPR

Port A - Host Side

FLASHJTAG

C96826

2.2u/10V_4

PIN.E3PIN.G9

C96833

2.2u/10V_4

+V3.3DX_RT_TC P0

+V3.3DX_RT_TC P0

C96836

2.2u/10V_4

4

TBT PORTS

Port B - TypeC Side

4/4

I2C_SCL
I2C_SDA

FORCE_PWR

FLASH_BUSY#

POC_GPIO_5
POC_GPIO_6

POC GPIO

SMBUS_SCL
SMBUS_SDA

FLASH_SHARE_EN

FLASH_MASTER_SL AVE

Main

C96834

2.2u/10V_4

1 2

POC_GPIO_12

XTAL_25_IN

XTAL_25_OUT

RSENSE

370mA

C96814 10p/25V_2

C96815 10p/25V_2

MISC &

DEBUG

DEBUG

1/4

U6549B

L2

VCC3P3_ANA

E5

VCC3P3_LC

F6

VCC0P9_SVR_ANA#2

G6

VCC0P9_SVR_ANA#1

E3

VCC0P9_SVR#2

G3

VCC0P9_SVR#1

E9

VCC0P9_SVR_PB_ ANA#1

G9

VCC0P9_SVR_PB_ ANA#2

J3

VCC0P9_LC

L6

VCC0P9_LVR

M6

VCC0P9_LVR_SEN SE

JHL8040R QU RW

C96831

2.2u/10V_4

L4002 BLM15PD121 SN1D_1.3A

C96902

2.2u/10V_4

XTAL_TCP0_25 MHZ_IN

XTAL_TCP0_25 MHZ_OUT

4

BSSRXp1
BSSRXn1

BSSTXp1
BSSTXn1

BSSRXp2
BSSRXn2

BSSTXp2
BSSTXn2

PB_SBU1
PB_SBU2

C9
E7
A10

I2C_INT

B10
A9
B9
A8
B8

PERST#

A7
B7
A4
A5
A6
L3

NC_L3

L11

RESET#

L9
M9

L5
L4

RBIAS

Power

2/4

1

2

4

3

3

Polarity Reversal is allowed on CIO domains (Port B)

L<1.5"L<9"

Need to be configured in NVM.

J12

TBTA_SSRX1_N TBTA_SSRX1_N_C

J11

G12

TBTA_SSTX1_N TBTA_SST X1_N_C

G11

C12

TBTA_SSRX2_N TBTA_SSRX2_N_C

C11

E12

TBTA_SSTX2_N TBTA_SST X2_N_C

E11

M10

TBTA_SBU2_R X_BB

L10

TCP01_FLASH_ BUSY#
TCP0_GPIO_5
TCP0_GPIO_6

TCP0_FLASH_M STR_SLV
TCP0_GPIO_12

TCP0_RESET #

XTAL_TCP0_25 MHZ_IN
XTAL_TCP0_25 MHZ_OUT

AN_RBIAS

Place as close as
possible to pins

VCC3P3_SX

VCC3P3_SVR#2
VCC3P3_SVR#1

VCC3P3A

SVR_IND#2
SVR_IND#1

SVR_VSS#1
SVR_VSS#2

NC_J5
NC_J6

+VCC3V3_SX_TCP0

Y8

25MHZ/10ppm

R68594 2.2_5%_2
R68596 2.2_5%_2

R68598 2.2_5%_2
R68599 2.2_5%_2

R68600 2.2_5%_2
R68601 2.2_5%_2

R68604 2.2_5%_2
R68605 2.2_5%_2

R68611
*1M_1%_2

TCP0_GPIO_12 have iPU

R68628 *0_5%_2

R68632 4.75K_0.5 %_2

R68630 *Short_0201

+/- 0.5%

+VCC3V3_SX_TCP0

E6

M4
M5

J7

L1
M1

M2
M3

J5
J6

*Short_0201

+VCC3V3A_SX_TCP0

+VCC0V9_SVR_TC P0_PHASE

R68878

+VCC3V3_SX_TCP0 _DBRonly

TP13345

TCP0_FLASH_H OLD#

TP13346

TCP0_FLASH_W P#

TP13347

TCP0_FLASH_D I

TP13348

TCP0_FLASH_D O

TP13349

TCP0_FLASH_C S#

TP13350

TCP0_FLASH_C LK

TP13351

TCP0_FLASH_D I
TCP0_FLASH_D O TCP0_FLASH_W P#
TCP0_FLASH_C S# TCP0_FL ASH_HOLD#
TCP0_FLASH_C LK

5
2
1
6

Without Boss /WSON8 Socket:DG008000012

3

R68612

*1M_1%_2

SLP_S5# [13 ]

C96816

2.2u/10V_4

C96821

2.2u/10V_4

VCC3V3_FLASH

DI(IO0)
DO(IO1)
CS
CLK

W25Q80D VSNIG

C96801 0.33u/25V_2
C96802 0.33u/25V_2

C96804 0.22u/25V_2
C96805 0.22u/25V_2

C96808 0.33u/25V_2
C96809 0.33u/25V_2

C96812 0.22u/25V_2
C96813 0.22u/25V_2

RT_I2C_SCL [36]
RT_I2C_SDA [36]

TBT_FORCE_ PWR [4,36]

TCP_RETIMER_ PERST# [13]
SMB_SML0_CL K [9]
SMB_SML0_DAT [9]

C96822
10u/6.3V_4

L4001 0.68uH_2.5x2.0x1.2

R68879 *0_5%_4

U6551

8

VCC

3

WP(IO2)

7

HOLD(IO3)

4

GND

Q6612 *PJA138K321

C96817
47u/6.3V_6

80mA

C96823
18p/25V_2

1 2

R68638

3.32K_1%_2

VCC3V3_FLASH

+3V

R68633 *Short_0402

+VCC3V3_SX_TCP0

R68637

2.2K_5%_2

R68880 *0_5%_6

3/19 PD FAE confirm CYPD5126 not need
due to GPIO shortage. No function issue

TO PD

TO PCH

C96818

2.2u/10V_4

+VCC3V3_SX_TCP0

850mA Output

+VCC0V9_SVR_TC P0

C96827
47u/6.3V_6

Close to L13

R68639

C96901

2.2K_5%_2

2.2u/10V_4

TCP0_FLASH_C S#
TCP0_FLASH_D O T CP0_FLASH_HOLD#

TCP0_FLASH_W P#

+3VPCU

R68635 0_5%_6

I2C address set on NVM

F min 50MHz

2

TBTA_RX1_P [37]
TBTA_RX1_N [37]

TBTA_TX1_N [37]

TBTA_RX2_P [37]
TBTA_RX2_N [37]

TBTA_TX2_N [37]

TBTA_SBU2_R X_BB [3 6]

RT_I2C_INT [36]

RT_RESET_ P1 [3 6]

C96828
18p/25V_2

VCC3V3_FLASH

C96837

0.1u/6.3V_2

2

TBTA_SSRX1_P_C

TBTA_SSRX1_N_ C

TBTA_SSTX1_P_ C

TBTA_SSTX1_N_ C

TBTA_SSRX2_P_C

TBTA_SSRX2_N_ C

TBTA_SSTX2_P_ C

TBTA_SSTX2_N_ C

R68876 10K_1%_2

R68877 *10K_1%_ 2

R68636

3.32K_1%_2

+3V_S5

1

D13151

D13152

D13153

D13154

D13155

D13156

D13157

D13158

RT_I2C_SCL

RT_I2C_SDA

RT_I2C_INT

SMB_SML0_CL K

SMB_SML0_DAT

1 2

1 2

1 2

1 2

1 2

1 2

1 2

1 2

PESD5V0H1BSF

PESD5V0H1BSF

PESD5V0H1BSF

PESD5V0H1BSF

PESD5V0H1BSF

PESD5V0H1BSF

PESD5V0H1BSF

PESD5V0H1BSF

R68895 *2.2K_5%_2

R68896 *2.2K_5%_2

R68897 *2.2K_5%_2

R68898 *2.2K_5%_2

R68899 *2.2K_5%_2

35

VCC3V3_FLASH

HW Pull-Up/Pull-Down of BBR#1

TCP0_TEST _PWRGD
TCP0_GPIO_5

TCP0_GPIO_6

TCP01_FLASH_ BUSY#

TCP0_FLASH_M STR_SLV

TBT_FORCE_ PWR

TCP0_FLASH_SH ARE_EN

TCP0_FLASH_M STR_SLV

TCP0_GPIO_12

TCP0_RESET #

TCP0_RESET#:
For PD based systems,TCP0_RESET# should be output from PD.
For TCPC based systems,TCP0_RESET# should be output from SOC/EC.

TCP0_GPIO_6:
Indication to S0 state for Re-timer

TBT_FORCE_PWR:
Connect to EC/PCH for FW update
'0' - by default
'1' - for debug only/FW update

TCP0_FLASH_SHARE_EN (iPU):
'0' - Flash isn't shared, 1 Flash per Re-timer.
'1' - Flash is shared between 2 Re-timers

TCP0_FLASH_MSTR_SLV (iPU):
Should be used only when TCP0_FLASH_SHARE_EN is High.
'0' - Set Re-timer to be Slave on shared flash SPI I/F.
'1' - Set Re-timer to be Master on shared flash SPI I/F

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

R68595 100_1%_2
R68597 10K_1%_2

R68602 10K_1%_2
R68603 *10K_1%_ 2

R68607 10K_1%_2

R68875 *10K_1%_ 2

R68609 *10K_1%_2
R68613 10K_1%_2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

Intel Burn side bridge

Intel Burn side bridge

Intel Burn side bridge

+VCC3V3_SX_TCP0

+VCC3V3_SX_TCP0

R68614 *10K_1%_ 2

R68617 *10K_1%_ 2

R68616 *10K_1%_ 2
R68620 *10K_1%_ 2

1

+VCC3V3_SX_TCP0

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

R68625 *10K_1%_ 2

R68626 100K_1%_ 2

R68884 *10K_1%_ 2

+3V

VCC3V3_FLASH

+3V

6235

6235

6235

1A

1A

1A

5

https://vinafix.com/

VDD_SUPPLY_1P

C96863

C96861
1u/10V_2

D D

SMB_ME1_DAT[9]

SMB_ME1_CLK[9]

TBT_I2C_INT#[13]

C C

EC_CCG_I2C_INT#[33]

EC_CCG_I2C_SD A[33]

EC_CCG_I2C_SC L[33]

VDD_SUPPLY_1P

B B

(Rc)

(Rd)

R68695

*1K_1%_2

CCG5_SWD _CLK_SP

Note:
CCG5’s I2C address is decided by the

R68700

SWD clock pin.
Don't mount (Rc) and (Rd) for the I2C

*1K_1%_2

address 0x08. This is the default one.
Mount only (Rc) )for the I2C address 0x42.
Mount only (Rd) for the I2C address 0x40.

Address 08H

from Power

A A

C96864

0.1u/25V_2

0.1u/25V_2

+3V_DEEP_SUS

Q6622 2N7002KT B321

+3V_DEEP_SUS

Q6624 2N7002KT B321

R68729 *0_5%_4

+3V_DEEP_SUS

Q6625 2N7002KT B321

R68734 *0_5%_4

+3V_LDO_EC

Q6626 *2N7002KT B321

R68722 *Short_ 0402

+3V_LDO_EC

Q6627 *2N7002KT B321

R68723 *Short_ 0402

+3V_LDO_EC

Q6628 *2N7002KT B321

R68724 *Short_ 0402

ADP_DET[48]

ADP InsertNADP_DET

Y

Hi

+3VPCU

test points sequence and pitch.
(2.54mm with PHY 1.02)

R69056 *Sh ort_0603

R68733 2.2K_ 5%_2

R68731 2.2K_ 5%_2

R68730 2.2K_ 5%_2

TypeC_FAULT[33,37]

R68725 *2.2K _5%_2
R68726 *2.2K _5%_2
R68727 *2.2K _5%_2

TYPEC1_USB0

VDD_SUPPLY_1P

TP13360

TP13361

TP13362

TP13363

TP13364

ADP_DET ADP_ IN_CCG5

CCG5_XRES_SP

CCG5_SWD _CLK_SP

CCG5_SWD _IO_RST#_SP

Q6602 2N7002KTB321

Low

from CCG5

5

ADP_IN_EN_CCG5

Q6603 2N7002KTB321

4

+5VPCU

R69011 *Short_ 0402

R69057 *Short_ 0603

VDD_SUPPLY_1P

+3VPCU

+3VPCU

4

Width>15mils

C96862
1u/10V_2

R68694 *0_6 /S

VDD_SUPPLY_1P

VDD_SUPPLY_1P

TP13407

TP13408

C96865

0.1u/25V_2

R68711 4.7 K_1%_2

C96866
1u/10V_2

SMB_ME1_DAT_ D

SMB_ME1_CLK _D

TBT_I2C_INT#_ D

CCG5_SWD _IO_RST#_SP

CCG5_SWD _CLK_SP

EC_CCG1_I2C_INT _D

EC_CCG_I2C_SD A_D

EC_CCG_I2C_SC L_D

Width>15mils

CCG5_VBUS

CCG5_XRES_SP

R68760 *0_5%_4

R68761 *Short_ 0402

R68759 *0_5%_4

Width>15mils

VDD_SUPPLY_1P

CCG5_VSYS

VCCD_SP

Width>15mils

+VCONN_5V_3

40mils

C96869

0.1u/25V_2

U6555

31

32

19

33

8

3

4

5

6

2

15

16

17

1

40

22

10

CCG5 40-QFN

VDDD

VDDIO

VSYS

VCCD

VCONN_V5V

I2C_SDA_SCB2_TBT/GPIO_P1.1

I2C_SCL_SCB2_TBT/GPIO_P1.2

I2C_INT_TBT/GPIO_P1.3

SWD_IO/TBT_RST#/GPIO_P1.6

SWD_CLK/I2C_CFG_EC/GPIO_P1.0

I2C_INT_EC/GPIO_P2.5

I2C_SDA_SCB1_EC/GPIO_P6.0

I2C_SCL_SCB1_EC/GPIO_P6.1

CSP

CSN

VBUS

CYPD5126-40L QXIT

CCL = Y

TYPE C_ADP_IN [33]

ADP_EN [48]

ADP_IN_EN_EC [33 ]

SCL_4/UV_OCP_TRIP/GPIO_P2.3

XRES

3

VBUS_P_CTRL

VBUS_C_CTRL

SDA_3/VSEL_2/GPIO_P3.6

SCL_3/VSEL_1/GPIO_P3.7

HPD/GPIO_P3.0

DPLUS_BOT

DMINUS_BOT

DPLUS_TOP

DMINUS_TOP

DPLUS_SYS

DMINUS_SYS

UART_TX/GPIO_P4.0

UART_RX/GPIO_P4.1

SBU2

SBU1

AUX_P/GPIO_P4.2

AUX_N/GPIO_P4.3

LSTX/GPIO_P4.4

LSRX/GPIO_P4.5

SDA_4/OVP_TRIP/GPIO_2.4

EPAD

to CCG5

to EC

to Power

to EC

3

CC2

CC1

11

12

20

21

18

7

9

26

25

28

27

23

24

29

30

34

35

TBTA_SBU1_C CG5_R

36

TBTA_SBU2_C CG5_R

37

TBTA_SBU1_C CG5_L

38

TBTA_SBU2_C CG5_L

39

14
13

41

ADP_EN

Hi

Low

R68696 *100K_1%_2

R68697 100K_1%_2

R68721 2.2K_ 5%_2
R68720 2.2K_ 5%_2

R68975 0 _5%_4

C96867
390p/50V_4

C96868
390p/50V_4

TBT1_CC2 [37]

Width>15mils

TBT1_CC1 [37]

L<2" from CONN to CCG5

R68885 *10K_1%_2

R68712 * 0_5%_4

R69081 0 _5%_4

R68715 *Short_ 0402

R68716 *Short_ 0402

R68713 *Short_ 0402

R68714 *Short_ 0402

R68718 *Short_ 0402

R68719 * 0_5%_4

R68971 *Short_ 0402

ADP Switch
(PQ8001)

ON

OFF

2

TYPEC1_USB0

+5VPCU

VDD_SUPPLY_1P

USBP2+_TPC _BOT [37 ]

USBP2-_TPC_ BOT [3 7]

USBP2+_TPC _TOP [37 ]

USBP2-_TPC_ TOP [3 7]

USBP2+_TPC [11]

USBP2-_TPC [11 ]

VDD_SUPPLY_1P

ADP_IN_EN_CCG5

1

D13160
RB500V-40

2

2

CCG5_VBUS_P_C TRL_P1 [37]

CCG5_VBUS_C_ CTRL_P1 [48]

FOST1 [37]

H_PROCHOT# _CCG5 [14]

TBTA_SBU2_C ON_CCG5 [37]

TBTA_SBU1_C ON_CCG5 [37]

TBTA_SBU1_T X_BB [35]

TBTA_SBU2_R X_BB [35]

TBT_FORCE_ PWR [4,35]

RT_PWR _EN_P1 [35,36]

R68968
10K_1%_2

RT_PWR _EN+RESET

R68976
1K_1%_2

C96906

2.2u/10V_4

Q6621 *2N7002KTB321

Q6623 *2N7002KTB321

R68974 *Short_ 0402

R68984 *100K_1%_2

RT_I2C_INT_C

VDD_SUPPLY_1PVDD_SUPPLY_1P

U6564

1

2

VCC3V3_FLASH

Q6629 *2N7002KTB321

R68982

R68970 *0_5%_4

4

3 5

MC74VHC1G08D FT2G

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet

VCC3V3_FLASH

R68887 *Short_0 201

VCC3V3_FLASH

R68888 *Short_0 201R68732 *0_5%_4

ADP_IN_CCG5

*0_5%_2

R68972 *Short_ 0402

R68969 *Short_ 0402

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

PD-CCG5

PD-CCG5

PD-CCG5

1

1

36

RT_I2C_SDA [35]

RT_I2C_SCL [35]

RT_I2C_INT [35]

RT_RESET_ P1 [35,36]

RT_PWR _EN_P1 [35,36]

RT_RESET_ P1 [35,36 ]

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

36 62Tuesday, October 06, 2020

36 62Tuesday, October 06, 2020

36 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

VBUS_1
VBUS_3
VBUS_2
VBUS_4

GND_1
GND_2
GND_3
GND_4

GND_5
GND_6
GND_7
GND_8
GND_9

GND_10

NC_1
NC_2

R69008

TYPEC1_USB0

A4
B4
A9
B9

A1
A12
B1
B12

1
2
3
4
5
6

7
8

+5VPCU

D13096

1

4

5

18

6

C96910

0.1u/25V_2

1M_1%_2

U6553

IN

EN

FRS

EPAD
GND

TYPEC1_USB0

C96856

0.47u/25V_2

VREG

DISC1

9

7

8

21

P4SMAFJ20A

FAULTB10DISC2

C96857

0.47u/25V_2

OUT

VLIM

ILIM

DV/DT

IMON

11

C96858

0.47u/25V_2

TYPEC1_USB0

15

C96855 10u/25V_8

14

R69004 54.9K_1%_2

RVLIM=54.9K for VIN OVP=6V_typ.

13

12

C96909 6800p/50V_4

PIN12=DV/DT, 6.8nF for VOUT 5V soft start=2.822mS.

DPS1113FIA-13

R69005
*100K_1%_2

C96908
*100p/50V_2

C96859

0.47u/25V_2

TYPEC1_OUT_1-5A[33]

TypeC CONN

TBTA_TX2_P[35]
TBTA_TX2_N[35]
TBTA_RX2_P[35]

D D

C C

TBTA_RX2_N[35]

TBTA_TX1_P[35]
TBTA_TX1_N[35]
TBTA_RX1_P[35]
TBTA_RX1_N[35]

USBP2+_TPC_BOT[36]
USBP2-_TPC_BOT[36]
USBP2+_TPC_TOP[36]
USBP2-_TPC_TOP[36]

TBT1_CC2[36]
TBT1_CC1[36]

TBTA_SBU2_CON_CCG5[36]
TBTA_SBU1_CON_CCG5[36]

TBTA_TX2_P
TBTA_TX2_N
TBTA_RX2_P
TBTA_RX2_N

TBTA_TX1_P
TBTA_TX1_N
TBTA_RX1_P
TBTA_RX1_N

USBP2+_TPC_BOT
USBP2-_TPC_BOT
USBP2+_TPC_TOP
USBP2-_TPC_TOP

TBT1_CC2
TBT1_CC1

TBTA_SBU2_CON_CCG5
TBTA_SBU1_CON_CCG5

R68955
*2M_1%_2

Provider Path Control

+5VPCU

R68677
1M_1%_2

3

2

B B

CCG5_VBUS_P_CTRL_P1= 0 (Provider Path ON)
CCG5_VBUS_P_CTRL_P1= 1 (Provider Path OFF)
ACTIVE LOW

CCG5_VBUS_P_CTRL_P1[36]

FOST1[36]

Q6593
2N7002K

1

+3VPCU

R68956
*2M_1%_2

R68680
*470K_5%_2

CN10

A2

SSTXp1

A3

SSTXn1

B11

SSRXp1

B10

SSRXn1

B2

SSTXp2

B3

SSTXn2

A11

SSRXp2

A10

SSRXn2

A6

Dp1

A7

Dn1

B6

Dp2

B7

Dn2

A5

CC1

B5

CC2

A8

SBU1

B8

SBU2

560Q10-010H

C96851 47u/6.3V_6

C96852 47u/6.3V_6

C96853 47u/6.3V_6

C96854 10u/6.3V_4

R69006

*Short_0402

TBTA_TX1_P

TBTA_TX1_N

TBTA_TX2_P

TBTA_TX2_N

TBTA_RX1_P

TBTA_RX1_N

TBTA_RX2_P

TBTA_RX2_N

TBT1_CC1

TBT1_CC2

USBP2+_TPC_TOP

USBP2-_TPC_TOP

USBP2+_TPC_BOT

USBP2-_TPC_BOT

TBTA_SBU1_CON_CCG5

TBTA_SBU2_CON_CCG5

R68681

57.6K_1%_2

2

R68903
100K_1%_2

R68666 221K_1%_2

R68667 221K_1%_2

R68668 221K_1%_2

R68669 221K_1%_2

R68670 221K_1%_2

R68671 221K_1%_2

R68672 221K_1%_2

R68673 221K_1%_2

1 2

D13118 PESD5V0F1BSF

1 2

D13119 PESD5V0F1BSF

1 2

D13142

1 2

D13143

1 2

D13144

1 2

D13145

1 2

D13146

1 2

D13147

R68902

57.6K_1%_2

R2R1

3

Q6617
2N7002K

1

37

PESD5V0F1BSF

PESD5V0F1BSF

PESD5V0F1BSF

PESD5V0F1BSF

PESD5V0F1BSF

PESD5V0F1BSF

A A

TypeC_FAULT[33,36]

5

R69010
10K_1%_2

R69009

4

1M_1%_2

C96911

0.1u/25V_2

Low(1.5A / 57.6K) : ILIM range is 1.563~1.91A
High(3A / 28.8K) : ILIM range is 3.125~3.819A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

TypeC CONN

TypeC CONN

TypeC CONN

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

37 62Tuesday, October 06, 2020

37 62Tuesday, October 06, 2020

37 62Tuesday, October 06, 2020

1A

1A

1A

1

https://vinafix.com/

2

3

4

5

6

7

8

DP TO VGA (CRT)

+3V

+3V

1 2

L17 CRT@PBY160808T-600Y-N_3A

A A

+CRT_VDDA33

C20010

*CRT@2.2u/10V_4

+CRT_VDDA33

R1616

*CRT@4.7K_1%_2

R69051 *CRT@Short_0402

1 2

L4003 CRT@PBY160808T-600Y-N_3A

C20023
*CRT@0.1u/6.3V_2

+3V

+CRT_AVCC_33

38

VGA_SDA

VGA_SLK

DP_HPD[2]

B B

C C

CRT_R

CRT_G

CRT_B

D D

R803
CRT@75_1%_2

R61

DP_AUXP[2]

DP_AUXN[2]

DP_D0P[2]

DP_D0N[2]

DP_D1P[2]

DP_D1N[2]

SMB_RUN_DAT[9,17,18]

SMB_RUN_CLK[9,17,18]

*CRT@0_4/S

C20015 CRT@0.1u/6.3V_2

C20014 CRT@0.1u/6.3V_2

C20020 CRT@0.1u/6.3V_2

C20016 CRT@0.1u/6.3V_2

C20017 CRT@0.1u/6.3V_2

C20018 CRT@0.1u/6.3V_2

C20019 CRT@0.1u/6.3V_2

R25530 *CRT@0_ 5%_4

R25531 *CRT@0_ 5%_4

R849
CRT@75_1%_2

R25534
CRT@100K_1%_2

+3V

R850
CRT@75_1%_2

DP_HPD_R

+CRT_AVCC_33

VGA_DDI2_AUXP_C

VGA_DDI2_AUXN_C

VCCK_V12

close IC

VGA_DDI2_TXP0_C

VGA_DDI2_TXN0_C

VGA_DDI2_TXP1_C

VGA_DDI2_TXN1_C

R25526 CRT@4.7K_1%_2

R25527 CRT@4.7K_1%_2

+CRT_VDDA33

+CRT_VDDA33

C856

*CRT@10p/25V_2

33

U67

EPAD

1

AVCC_33

2

AUX_P

3

AUX_N

4

AVCC_12

5

LANE0_P

6

LANE0_N

7

LANE1_P

8

LANE1_N

R458 *CRT@4.7K_1%_2

R25533 *CRT@4.7K_1%_2

31

29

28

30

SMB_SCL

TP9046

SMB_SDA

TP9064

1

27

LDO_RSTB

EXT_CLK_IN

*CRT@10p/25V_2

32

HPD

EXT1.2V_CTRL

POL29POL1/SPI_CEB10GPI1/SPI_CLK11GPI2/SPI_SI12GPI3/SPI_SO13VCC_3314VGA_SCL15VGA_SDA

TP2

VGA_SDA

VGA_SLK

C857

*CRT@10p/25V_2

PVCC_3326VCCK_12

HVSYNC_PWR

+5V

C858

C20011 CRT@0.1u/6.3V_2

VCCK_V12

C20021
CRT@0.1u/6.3V_2

25

GND

RED_P

GREEN_P

BLUE_P

VDD_DAC_33

HSYNC

VSYNC

16

CRT@RTD2166-CGT

VGA_DDC_DAT_RT

VGA_DDC_CLK_RT

+3V

L22 CRT@BLM15BB470 SN1D_0.3A

L27 CRT@BLM15BB470 SN1D_0.3A

L31 CRT@BLM15BB470 SN1D_0.3A

close IC

24

23

22

21

20

CRTHSYNC_R

19

CRTVSYNC_R

18

17

C20013
CRT@0.1u/6.3V_2

close IC close IC

Q6534

3

IN

CRT@G5250Q1T73U

1 2

1 2

1 2

OUT

GND

CRT_R

CRT_G

CRT_B

R25532

R25535

1

2

close IC

CRT_VCC_R

X5R

C20022
CRT@2.2u/10V_4

close IC

CRT@47_1%_2

CRT@47_1%_2

CRT_VCC_R

C551
CRT@4.7u/6.3V_4

CRT_VCC_R

C900 *CRT@0.1u/6.3V_2

C859

CRT@10p/25V_2

CRTHSYNC

CRTVSYNC

VGA_DDC_DAT_RT

VGA_DDC_CLK_RT

C860

CRT@10p/25V_2

+CRT_VDDA33

C20012
CRT@0.1u/6.3V_2

close IC

R25528
CRT@2.2K_5%_2

CRT_R1

CRT_G1

CRT_B1

CRT_VCC_R

VGA_DDC_DAT_RT

CRTHSYNC

CRTVSYNC

VGA_DDC_CLK_RT

C861

CRT@10p/25V_2

+5V+5V

CRT_R1

CRT_G1

CRT_B1

ESD3

1

Line-1

2

Line-2

3

GND#1

4

Line-3

Line-45NC#1

CRT@AZ1045-04F.R7G

ESD4

1

Line-1

2

Line-2

3

GND#1

4

Line-3

Line-45NC#1

CRT@AZ1045-04F.R7G

CRT_VCC_R

CRTVSYNC

CRTHSYNC

VGA_DDC_CLK_RT

VGA_DDC_DAT_RT

R25529
CRT@2.2K_5%_2

NC#4

NC#3

NC#2

NC#4

NC#3

NC#2

6

7
2
8
3
9
4

10

5

CRT_G1

9

CRT_B1

7

CRT_VCC_R

6

VGA_DDC_DAT_RT

10

9

CRTHSYNC

7

CRTVSYNC

VGA_DDC_CLK_RT

6

C20009 CRT@0.22u/6.3V_2

C20005

C890 CRT@0.1u/6.3V_2

C20003

C20008

C20006

C20004

1617

*CRT@220p/25V_2

*CRT@2p/25V_2

*CRT@2p/25V_2

*CRT@10p/25V_2

*CRT@10p/25V_2

CN21

CRT_11

111

VGA_DDC_DAT_RT

12

13

CRTHSYNC

14

CRTVSYNC

VGA_DDC_CLK_RT

15

CRT@DHR4U-15K1202

CRT_R1

10

TP9063

1

2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

3

4

5

6

Date: Sheet

7

PROJECT :

CRT/DP2VGA(RTD2166)

CRT/DP2VGA(RTD2166)

CRT/DP2VGA(RTD2166)

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

of

38 62Tuesday, October 06, 2020

38 62Tuesday, October 06, 2020

38 62Tuesday, October 06, 2020

8

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

USB HUB

39

(Pin22)
0: GL850G-50 is bus-powered
1: GL850G-50 is self-powered

PSELF

nOVRP1

nOVRP2

nOVRP3

nOVRP4

PGANG

(Pin23) pull down for Individual
mode (only available for QFN28
package.)

RREF_U2_HUB

EEPROM_SCL

(Pin18)
TEST: 0: Normal operation.
1: test mode.

RESET#_USB

C96779
HUB@1u/10V_2

R68556 HUB@10K_1%_2

R68552 *HUB@10K_1%_2

R68553 *HUB@10K_1%_2

R68554 *HUB@10K_1%_2

R69072 HUB@10K_1%_2

R69002 *HUB@10K_1%_2
R68557 HUB@10K_1%_2

R68560 HUB@100K_1%_2

R68561 HUB@680_5%_2

R68559 *HUB@Short_0402

+3V_USB

R68551
HUB@10K_1%_2

R68558
*HUB@47K_1%_2

+3V_USB

EEPROM_SDA

U6544

1

DD-0

2

DD+0

3

DD-1

4

DD+1

5

VCC_A_5

6

DD-2

7

DD+2

QFN28

nOVRP1

nOVRP2

28

26

27

24

VCC

VREG

OVR#[1]25OVR#[2]

I2C_SDA

GL850G-OHY31

RREF8VCC_A_99XIN10XOUT11DD-312DD+313VCC_A_14

XIN

XOUT

RREF_U2_HUB

PLTRST#[13,19,28,30,32,33,45]

PGANG

23

GANG

PSELF

22

VCC_D

SELFPWR

OVR#[3]
OVR#[4]

TEST

RESET#

DD+4

DD-4

14

29

52.4mA

21
20

nOVRP3

19

nOVRP4
EEPROM_SCL

18

RESET#_USB

17
16
15

GND

HUB@GL850G-OHY50

D13110 *HUB@SDM20U30-7

R68550 *HUB@Short_0402

2

1

R69003 *HUB@10K_1%_2

+3V_USB

C96776
HUB@0.1u/6.3V_2

1 2

(Pin27) 5V Power input. It
need be NC if using

D D

USBP6-_HUB[11]

USBP6+_HUB[11]

C C

Y7 HUB@12MHz

XIN

B B

1 2

C96778

HUB@22p/25V_2

R68564 *HUB@Short_0201
R68565 *HUB@Short_0201

34

XOUT

C96777

HUB@22p/25V_2

+3V_USB

external
regulator

USBP6-_HUB_TS[25]
USBP6+_HUB_TS[25]

USBP6-_HUB_SM[40]
USBP6+_HUB_SM[40]

TP13304

TP13303

USBP6-_HUB_R +3V_USB_D
USBP6+_HUB_R

+3V_USB

+3V_USB

+3V_USB

+3V_USB

+3V_S5

R68562 *HUB@Short_0603

+3V

R68563 *HUB@0_5%_4

A A

5

C96780
HUB@0.1u/6.3V_2

1 2

1 2

4

C96781
HUB@0.1u/6.3V_2

C96782
HUB@1u/10V_2

C96783
HUB@1u/10V_2

C96784
HUB@0.1u/6.3V_2

1 2

3

C96785
HUB@10u/6.3V_4

C96786
HUB@0.1u/6.3V_2

1 2

2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

PROJECT :

USB HUB GL850G

USB HUB GL850G

USB HUB GL850G

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1

6239

6239

6239

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

+3V

SMART CARD

D D

+5V_SmartCard

24mA

C20039
SM@47p/25V_2

USBP6-_HUB_SM[39]

USBP6+_HUB_SM[39]

+3V_SM

C C

C20041
SM@0.1u/6.3V_2

SCARDRST

SCARDCLK

SCARDDATA

+PSWOUT

+5V_SmartCard

+3V_SM

R25558 SM@470_1%_2

R25559 *SM@0_4/S

R25560 *SM@0_4/S

C20042 SM@1u/25V_4

C20044
SM@0.1u/6.3V_2

C20048
SM@0.1u/6.3V_2

+PSWOUT

R25554

SM@4.7K_1%_2

SCARDC8

SCARDC6

SCARDFCB

USBP6-_HUB_SM_R

USBP6+_HUB_SM_R

C20045
SM@1u/25V_4

C20049
SM@1u/25V_4

PWRSV_SEL
"1" Normal mode <default> 24C02 or 24C04
"0" Power saving mode

U6509

1

Scard0C8

2

SCard0C6

3

SCard0Fcb

4

SMIO_5VPWR

5

SCard0Rst

6

SCard0clk

7

SCard0Data

8

DM

9

DP

10

AV33

11

SCPWR0

12

5VGND

13

5VInput

14

V33OUT

SM@AU9560B62-GBS-GR

PWRSV_SEL

ICCInsertN

LEDCRD

LEDPWR

RESET

EEPDATA

EEPCLK

P1_6

VDDH

VDDP

VDD

V18OUT

28

XO

27

XI

26

25

24

23

22

21

20

19

18

17

16

15

R25557 *SM@0_5%_4

R25556 *SM@0_5%_4

ICCINSERTN

C20046
SM@0.1u/6.3V_2

+5V

SC_PWRSV#

+1.8V_SM

C20047
SM@1u/25V_4

R67606 *SM@10K_1%_2

SC_PWRSV# [12]

+3V_SM

R25555
SM@100K_1%_2

C20040
SM@1u/25V_4

+3V_SM

C20043
SM@0.1u/6.3V_2

40

B B

A A

+PSWOUT

C20050

SM@1u/25V_4

SCARDDATA

C20053
*SM@47p/25V_2

5

F2

1 2

C20051

SM@82p/25V_2

SM@SMD0603P100SLR_1A_6V

SCARDRST
SCARDFCB
SCARDCLK
SCARDDATA
SCARDC6
SCARDC8
ICCINSERTN

4

10
9
8
7
6
5
4
3

2

1

11 12

SM@51653-0100N-V01

CN53

R68792

SM@10K_1%_2

SmartCard_ON[33]

3

2

Q6605

SM@DDTC144EUA-7-F

1 3

2

1

Q6604

SM@DMP2130L-7

3

+5V_SmartCard_R

C96788
SM@470p/50V_4

2

+5V_SmartCard

R68791 *SM@Short_0603

C96789
SM@0.1u/6.3V_2

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

SMART CARD

SMART CARD

SMART CARD

Date: Sheet of

Date: Sheet of

Date: Sheet of

C96790
SM@22u/6.3V_6

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

40 62Tuesday, October 06, 2020

40 62Tuesday, October 06, 2020

40 62Tuesday, October 06, 2020

1

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

+1.8V_SENSOR+SENSOR_POWER

U6516

C1

VCCA

C2

VCCIO

C20140 SPIN_EXT@0.1u/6.3V_2

INT_HUB_TO_CPU

TP9073

D D

DB_GSENSOR_INT

I2CINT13

WRST#_8350

[B5/GPD7; D4/GPD2; D3/GPC3]
DO NOT PU AT THESE PINS IT
IS H/W STRAP

TP9066
TP9069

B3

VCCK

E2

SIN0/JTMSC/ADC2/GPB0

E3

SOUT0/JTCKC/ADC3/GPB1

A4

I2CINT11/PWM4/FMOSI/SSCE2# /TACH0/I2SWS/GPD4

A5

I2CINT10/PWM5/FMISO/SSCE1# /TACH0/GPD5

B4

I2CINT12/PWM3/FSCE#/I 2DAT/MICDAT/GPD3

B5

I2CINT13/PWM7/FSCK/I2SBCLK /MICCLK/GPD7

A2

WRST#

TP9070

4

I2CDAT0/GPB4

I2CDAT1/ADC1/GPC2

I2CDAT2/SOUT1/GPC7

I2CDAT3/PWM2/TACH1/GPB5

I2CDAT5/RTS1#/GPA5

I2CCLK0/GPB3

I2CCLK1/ADC0/GPC1

I2CCLK2/SIN1/GPC6
I2CCLK3/PWM1/GPB2
I2CCLK5/CTS1#/GPA4

SMISO/I2CINT4/GPC5D2SMOSI/I2CINT5/GPC3D3SSCE0#/I2CINT6/GPD2D4SSCK/I2CINT7/GPA6

D5

SPIN_EXT@IT8353VG-128/BX

TP9074

GPD2

GND

MB_GSENSOR_INT

3

+3V

R25625 *SPIN@0_5%_6

+3V_S5

R25622 *SPIN@Short_0603

+1.8V

R68987 *SPIN_EXT@0_5%_6

+1.8V_S5

R68988 *SPIN_EXT@Short_0603

+SENSOR_POWER

TP9067

TP9068

TP9071

TP9072

SDA_HUB_TO_CPU
MODE1_HUB

SDA_GSENSOR

SCL_HUB_TO_CPU
MODE2_HUB

SCL_GSENSOR

C5
A3
A1
E4
D1

C4
B2
B1
E5
E1

C3

+SENSOR_POWER

I2CINT13

GPD2

2

C20135 SPIN_EXT@0.1u/6.3V_2

C20138 SPIN_EXT@0.1u/6.3V_2

+1.8V_SENSOR

C20141 SPIN_EXT@0.1u/6.3V_2

close to Pin C1

1 2

R68989 * SPIN_EXT@100K_1%_2

1 2

R68990 * SPIN_EXT@100K_1%_2

+SENSOR_POWER

12

R25633
SPIN_EXT@100K_1%_2

C20142
SPIN_EXT @1u/10V_ 2

1

D13093
SPIN_EXT@RB500V-40

2

WRST#_8350

1

41

DB_GSENSOR_INT

6
5

SCL_GSENSOR

4

SDA_GSENSOR

3

DB_GSENSOR_INT

2
1

C C

7 8

CN67
SPIN@50208-00601-V02

+SENSOR_POWER

FROM M/B

ADDR:0X19

SDA_GSENSOR_MB

SCL_GSENSOR_MB

INT1_GSENSOR_MB

FROM D/B

ADDR:0X18

R25637 SPIN_EXT@0_5%_4

R25638 SPIN_EXT@0_5%_4

R25641 SPIN_EXT@0_5%_4

SDA_GSENSOR

TO HUB

SCL_GSENSOR

MB_GSENSOR_INT

12

R68992
SPIN_EXT@4.7K_1%_2

MODE1_HUB

FOR EC

To EXT_HUB@MB-Gsensor

+SENSOR_POWER

5

B B

MODE1[33,34]

MODE1

TO EC

MODE2[33,34]

MODE2

3 4

Q6631A SPIN_EXT@2N7002KDW

+SENSOR_POWER

2

6 1

Q6631B SPIN_EXT@2N7002KDW

MODE1_HUB

MODE2_HUB

S5LDO

FROM HUB

Internal Sensor HUB(Reserve)

+SENSOR_POWER

GS_HUB_INT2#[6]

GS_HUB_INT1#[6]

A A

ISH_I2C1_SDA[6]

ISH_I2C1_SCL[6]

To INT_HUB@MB-Gsensor

5

Q6653 **SPIN_INT@2N7002K321

R69082 *SPIN_INT@0_5%_4

+SENSOR_POWER

Q6637 **SPIN_INT@2N7002K321

R68998 *SPIN_INT@0_5%_4

+SENSOR_POWER

5

3 4

Q6567A * *SPIN_INT@2N7002KDW

R67873 *SPIN_INT@0_5%_4

+SENSOR_POWER

2

6 1

Q6567B * *SPIN_INT@2N7002KDW

R67875 *SPIN_INT@0_5%_4

DB_GSENSOR_INT

INT1_GSENSOR_MB

SDA_GSENSOR_MB

SCL_GSENSOR_MB

4

LDO S5

TO EC

TP1310

MODE1

MODE2

3 4

Q6638A *SPIN_INT@2N7002KDW

6 1

Q6638B *SPIN_INT@2N7002KDW

3

12

R68993
SPIN_EXT@4.7K_1%_2

MODE2_HUB

R25635
SPIN_EXT @2K_1%_ 2

SDA_GSENSOR

R25636
SPIN_EXT@2K_1%_2

SCL_GSENSOR

S5 S5

I2C2_SDA_SEN_HUB[6]

I2C2_SCL_SEN_HUB[6]

TO CPU

ACCEL_INTA[6]

+SENSOR_POWER +SENSOR_POWER

ADDR_SEL

SDA_GSENSOR_MB

SCL_GSENSOR_MB ADDR_SEL

INT1_GSENSOR_MB

INT2_GSENSOR1

+3V_S5

5

+3V_S5

2

U651 5

1

SDO

2

SDA

SDX

12

SCL

SCX

GND

5

INT1

6

INT2

NC

4

1 2

R69016 *SPIN_INT@4.7K_1%_2

1 2

R69017 *SPIN_INT@4.7K_1%_2

VDDIO

DNC

CSB

10

VDD

VDDIO

PS

GNDIO

GND

SPIN@BMA253

7

3

11

8

9

+3V_S5

MODE1_ISH [6]

+3V_S5

MODE2_ISH [6]

2

R68994
SPIN_EXT@2K_1%_2

MB_GSENSOR_INT

Q6633 SPIN_EXT@2N7002K321

R25630 *SPIN_EXT@0_5%_4

Q6632 SPIN_EXT@2N7002K321

R25632 *SPIN_EXT@0_5%_4

Q6540 SPIN_EXT@2N7002K321

R25639 *SPIN_EXT@0_5%_4

R25623
SPIN@0_5%_2

0: ADDR: 0X18
1: ADDR: 0X19

R25624
*SPIN@0_5%_2

R68995
SPIN_EXT@2K_1%_2

DB_GSENSOR_INT

+SENSOR_POWER

+SENSOR_POWER

+SENSOR_POWER

FROM ISH

12

R25634
SPIN_EXT@4.7K_1%_2

INT_HUB_TO_CPU

12

R25631
SPIN_EXT@4.7K_1%_2

SCL_HUB_TO_CPU

FOR PCHFOR SENSOR

SDA_HUB_TO_CPU

SCL_HUB_TO_CPU

INT_HUB_TO_CPU

+SENSOR_POWER

C96907
SPIN@0.1u/6.3V_2

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

C20133
SPIN@0.1u/6.3V_2

SENSOR HUB/G Sensor

SENSOR HUB/G Sensor

SENSOR HUB/G Sensor

Tuesday, October 06, 2020

Tuesday, October 06, 2020

Tuesday, October 06, 2020

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

12

R25629
SPIN_EXT@4.7K_1%_2

SDA_HUB_TO_CPU

FROM HUB

C20134
SPIN@10u/6.3V_4

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

6241

6241

6241

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

To GMR Board

CN4

LID#[25,33]

+3VPCU_GMR +3VPCU_GMR

D D

+3VPCU

+3V_RTC

C C

EMI click

S1

*CLIP-39X35-100X18-3P

23

1

TABLET_MODE[33,34]

R68985 *SPIN@Short_0603

R68986 *SPIN@0_5%_6

S2

*CLIP-39X35-100X18-3P

23

1

LID#

TABLET_MODE

Hole

HOLE12

H-TBC236IC166D126P2

SPIN@50506-0060N-V01

1

WiFi Nut

HOLE2

EV@H-TBC244IC166D126P2

B B

1

VGA Nut

66G1

5

5

G2

4

4

3

3

2

2

1

1

+3VPCU_GMR

7
8

LID#

R67864 SPIN@1K_1%_2

HOLE15
*O-Z8I-2P2

1

HOLE13

*H-TC354IC158BC315D 118P2

1

HOLE4
*H-TBC264IC146D146P2

1

HOLE21
*H-C354D177P2

1

GMR on MB

LID_OPEN_GMR

HOLE5
*H-TBC264IC146D146P2

1

HOLE16
*O-Z8I-1P2

1

HOLE14
*h-z8ia-1p2

1

U6525

4

OUT1

3

VDD

C96343
SPIN@0.1u/6.3V_2

HOLE6
*H-TBC264IC146D146P2

1

HOLE18
*H-TBC354IC158D118P2

1

HOLE17
*h-z8ia-5p2

1

TABLET_MODE

1

OUT2

2

GND

SPIN@HGDEDM013A

HOLE22
*O-Z8IA-B2P2

1

HOLE27

*O-Z8IA-B1P2

1

42

HOLE3

EV@H-TBC244IC166D126P2

1

HOLE23

*H-C315D118P2

1

HOLE24

*h-z8i-1p2

HOLE32
*O-ZI8-3P2

1

1

VGA Nut

A A

HOLE35

*H-S157D157N

1

5

4

HOLE28

*H-C106X87D106X87N

1

HOLE31

*H-C87D87N

1

3

HOLE33

*2d-barcode-8x8-s

1

HOLE34

*2D-BARCODE-8X8-S

1

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

2

Tuesday, October 06, 2020

PROJECT :

GMR Sensor Conn 15

GMR Sensor Conn 15

GMR Sensor Conn 15

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1

1A

1A

1A

6242

6242

6242

5

https://vinafix.com/

4

3

2

1

NFC

+VDD_SIM

+VDD_IO

+5V

R67565

*NFC@Short_0603

R67562
*NFC@0_4/S

R67557
*NFC@3.3K_5%_2

IRQ_R[12]

I2C3_SDA_NFC[6]

I2C3_SCL_NFC[6]

Q6555 NFC@2N7002KTB321

R67555
*NFC@10K_1%_2

Q6559 NFC@2N7002KTB321

R67564 *NFC@0_5%_4

Q6556 NFC@2N7002KTB321

R67570 *NFC@0_5%_4

+3V

R67560

D D

C C

CN58

15
14
13
12
11
10

9
8
7
6
5
4
3
2
1

16 17

NFC@51619-01501-V03

+VDD_IO

NFC_SWP
+MOD_VUP
NFC_INT
+VDD_SIM
NFC_I2C_SDA
NFC_I2C_SCL

NFC_RST#_Q
NFC_DWL_REQ
SWP_PWR

TP13163

TP13164

*NFC@Short_0603

+3V +3V+3V

+3V +3V

+3V

+3V +3V+3V

R67561
*NFC@4.7K_1%_2

R67571
NFC@4.7K_1%_2

+3V

R67568
NFC@4.7K_1%_2

43

NFC_INT

NFC_I2C_SDA

NFC_I2C_SCL

R67572

*NFC@3.3K_5%_2

NFC_RST#[12]

B B

+3V

DWL_REQ[12]

A A

5

4

3

Q6557 NFC@2N7002KTB321

R67566 *NFC@0_5%_4

+3V +3V

R67556

*NFC@3.3K_5%_2

Q6558 NFC@2N7002KTB321

R67567 *NFC@0_5%_4

R67569
NFC@10K_1%_2

2

R67573
*NFC@4.7K_1%_2

NFC_RST#_Q

R67563
*NFC@4.7K_1%_2

NFC_DWL_REQ

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet

NFC

NFC

NFC

PROJECT :

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1

1A

1A

of

1A

6243

6243

6243

5

https://vinafix.com/

4

3

2

1

Card Reader (CRD)

C1644

5.6p/25V_2

C1649 1u/10 V_2

RREF

+VCC_XD
SDREG

C1651
1u/10V_2

C1645

5.6p/25V_2

D D

R752 6.2K_1%_2

+3V

USBP1-_CR[11]

C1650

4.7u/6.3V_4

+3V_CR

R753 *Short_0603

C C

C1652

0.1u/6.3V_2

USBP1+_CR[11]

C1653

0.1u/6.3V_2

EMI

C1648

5.6p/25V_2

B B

C1647

5.6p/25V_2

C1643

5.6p/25V_2

+3V +3V

TP96

U40

1

RREF

2

DM

3

DP

4

3V3_IN

5

CARD_3V3

6

SDREG

25

GND_PAD

TP99

SD_CLK_R

SD_CMD_R

SD_D0/MS_D6_R

SD_D1/MS_D7_R

SD_D2/MS_D5_R

SD_D3/MS_D4_R

C1646

5.6p/25V_2

TP98

XD_D7

SP14

V18

SD_D2/MS_D5

22

23

24

V18

XD_D7

XD_CD#7SP18SP29SP310SP411SP5

XD_CD#

SD_WP/MS_D1

SP2

SD_D1/MS_D7

TP100

TP97

SD_D3/MS_D4

SP11

SP1119SP1220SP1321SP14

SP10

GPIO0

RTS5170-GRT

12

SD_D0/MS_D6

SP5

TP101

+VCC_XD

SP9
SP8
SP7
SP6

18
17
16
15
14
13

SD_CMD
GPIO0
SP9

SD_CLK
SP7

SD_CDZ

C96320

4.7u/6.3V_4

TP104
TP103

TP102

C96319

0.1u/6.3V_2

SD_D2/MS_D5

SD_D3/MS_D4

SD_CMD

+VCC_XD

SD_CLK

SD_D0/MS_D6

SD_D1/MS_D7

SD_WP/MS_D1_R

R67895 22 _5%_2

R67896 22 _5%_2

R67899 22 _5%_2

1 2

F1 SMD0603P100SLR_1A_ 6V

R67532 22 _5%_2

R67897 22 _5%_2

R67898 22 _5%_2

SD_D2/MS_D5_R

SD_D3/MS_D4_R

SD_CMD_R

SD_CLK_R

SD_D0/MS_D6_R

SD_D1/MS_D7_R

SD_CDZ_R

Short SD Card Conn

CN62

1

2

3

4

5

6

7

8

9

10

11

14

Hole#2

DAT2

CD/DAT3

CMD

VSS#1

VDD

CLK

VSS#2

DAT0

DAT1

WP SW

CD SW

Normal Close

TAI - SOL

13

GND#2

GND#1

12

44

15

Hole#1

156-1000302610

2

Q6570
2N7002K

R67888
10K_1%_2

R67887 *0_4/S

SD_WP/MS_D1_R

SD_CDZ

3

1

R67865
10K_1%_2

2

R67539 *0_4/S

Q6565
2N7002K

SD_CDZ_R

SD_WP/MS_D1

3

1

For Connector Normal Close

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

5

4

3

2

Date: Sheet

PROJECT :

CardReader

CardReader

CardReader

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1

1A

1A

1A

of

6244

6244

6244

5

Vinafix.com

https://vinafix.com/

4

3

2

1

USB3.0 DB (UB3)USB3.0 DB (UB3)

+5V_S5

C528

0.1u/6.3V_2

+USBPWRD2

C529
*100u/6.3V_12

C524

D D

USBON#[24,33]

USB_OC2#[2] USB30_RX4- [11]

1u/10V_2

USBON#

U18

5

IN

4

/EN

G524B2T11U

Enable: Low Active
BCD:AL002822000 AP2822HKETR-G1 (2.5A)
GMT:AL000524007 G524B2T11U (2.5A)
GMT:AL000524009 G524D2T11U (1.5A)

OUT

GND

1

2

3

/OC

Close USB3.0

C527
470p/50V_4

CN48

23

1
2
3
4
5
6

BATLED1#

7
8

USBP9-_DB_USB

9

USBP9+_DB_USB

10
11
12

13

14
15
16
17
18
19

PWRLED#

20

SUSLED#

21

BATLED0#

22

24

P2_P2SPIN@51540-02201-V01

+USBPWRD2

+3VPCU

BATLED1# [30,33]

USB30_RX4+ [11]

USB30_TX4- [11]
USB30_TX4+ [11]

PWRLED# [30,33]
SUSLED# [30,33]
BATLED0# [30,33]

R67461 P2_P2SPIN@0_5% _4
R67462 P2_P2SPIN@0_5% _4

USBP9-_DB
USBP9+_DB

USBP9-_DB [11]
USBP9+_DB [11]

Place close

45

RS232 DB (UB2)

C C

CN55

171 8

1
2
3
4
5
6

USBP9-_DB_RS232

7

USBP9+_DB_RS232

8
9

PWRLED#

10

SUSLED#

11

BATLED0#

12

BATLED1#

13
14
15
16

RS232@51619-01601-V01

+3VPCU

+USBPWRD2

R69070
R69071 RS232@0_5%_4

RS232@0_5%_4

MB to LTE

B B

CN49

31

1
2
3
4
5
6
7
8
9

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

A A

5

25
26
27
28
29
30

32

LTE@51540-03001-V01

4

+5VPCU

DDR4_SUSON_2V5 [33,52]
EN_3V_DX_LTE [33]
PLTRST# [13,19,28,30,32,33,39]
PCIE_WAKE# [13,28,32]
LTE_OFF_ODL [33]

EC_SIM_DET [33]
EC_SIM_SW# [33]
LTE_BODY_SAR_ODL [33]

+1.8V_S5

USBP3+_LTE [11]
USBP3-_LTE [11]

+3V

2ND_MBCLK [33,34,46]
2ND_MBDATA [33,34,46]

3

+3V_S5

R69065
10K_1%_2

BOARD_ID8_SIM_Type1 [13,15,33]
BOARD_ID9_SIM_Type2 [13,15,33]

USIM_DET [33]

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sh eet of

Tuesday, October 06, 2020

Date: Sh eet of

Tuesday, October 06, 2020

Date: Sh eet of

2

Tuesday, October 06, 2020

PROJECT :

LTE DB

LTE DB

LTE DB

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1

1A

1A

1A

6245

6245

6245

5

https://vinafix.com/

4

3

2

1

Thermal Sensor(THM)

VCC

DXP

DXN

GND

VCC

DXP

DXN

GND

+3V_THM

1

2

3

5

1

2

3

5

C96269 0.1u/6.3V_2

C96270
2200p/25V_2

C96271 0.1u/6.3V_2

C96272
2200p/25V_2

H_THRMDA1

H_THRMDC1

Base: PIN 1
Emitter: PIN 2
Collector: PIN 3

3

Q6544

2

METR3904-G

1

Base: PIN 1
Emitter: PIN 2
Collector: PIN 3

+3V_THM

D D

R67858

Q6564A
2N7002KDW

2.2K_5%_2

R67857

2.2K_5%_2

R69027
*10K_1%_2

Thermal_ SHDN#

5

2ND_MBCLK[33,34,45]

2ND_MBDATA[33,34,45]

C C

PM_THRMTRIP#[4,17,18]

B B

3 4

+3V_THM

2

6 1

+3V_THM

R69026
*10K_1%_2

2

Q6640

Q6564B
2N7002KDW

13

*METR3904-G

+3V

MBCLK_THM

MBDATA_THM

R67855 *Short_0603

+3V_THM

MBCLK_THM

MBDATA_THM

Thermal_ SHDN#

R67422 *0_5%_2

U2

8

SMBCLK

7

SMBDATA

6

ALERT

4

THERM

G781P8

Address 98H

U6517

8

SMBCLK

7

SMBDATA

6

ALERT

4

THERM

G781-1P8

46

Address 9AH

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Size Doc ument Numbe r Rev

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

5

4

3

2

Date: Sheet

PROJECT :

Thermal Sensor(THM)

Thermal Sensor(THM)

Thermal Sensor(THM)

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

1

1A

1A

1A

of

6246

6246

6246

5

https://vinafix.com/

+VCCST GENERATION

+5V_S5

+5VPCU

D D

C C

+3V_S5

+3VPCU

VCCST_OVERRIDE[13]

VCCST_PWRGD_TCS S[13]

R68915 *0_5%_4

R68914 *Short_0402

R68916 *Short_0402

R68917 *0_5%_4

R68848 *Short_0201

R68850 *Short_0201

+5V_TCSS

+3V_TCSS

R68851
100K_1%_2

+3V_TCSS

R68845
100K_1%_2

Q6611

2

DDTC144EUA-7-F

1 3

2

SUSON[33,51,52,54]

MAINON[33,51,52,54,55]

3

1

SUSB#[13,33,53]

MAINON

VCCAUX_VID0[14,54]

VCCAUX_VID1[14,54]

4

R68843
100K_1%_2

Q6610
2N7002K

MAINON

VCCST_OVERRIDE_EN

SUSB#

R68849 *Short_0201

R68852 *0_5%_2

R68949 *debug2@0_5%_2

R68841 *debug2@0_5%_2

VCCAUX_VID0

VCCAUX_VID1

2

1

2

1

+3V_TCSS+3V_TCSS

3 5

+3V_TCSS

3 5

3

VCCST_EN_2

4

R68846 *Short_0201

U6561
74AUP1G32SE-7

C96898
*0.1u/6.3V_2

4

R68856 *0_5%_2

U6563
*74AUP1G32SE-7

1

2

C96894

0.1u/6.3V_2

+5V_TCSS

C96891

*debug2@0.1u/6.3V_2

4

U6560

3 5

*debug2@M74VHC1GT08DFT2G

2

+VCCST_EN VCCST_EN_1

2

1

C96904
*0.1u/6.3V_2

R68840 *debug2@47K_1%_2

R68844 *Short_0402

+3V_TCSS

C96897
*0.1u/6.3V_2

4

R68853 *0_5%_4

U6562
*74AUP1G32SE-7

3 5

VCCAUX_VID

C96893
*1000p/25V_2

+VCC1.05_OUT_FET

3

2

Q6609
EMF11N02J

1

C96895

0.1u/6.3V_2

61

2

1

Premium Segment

+VCCST: 0.75A

<= 10ms, full load ready

C96892
22u/6.3V_6

+VCCST_S2

VCCST_DIS1

Q6598B

*2N7002KDW

+VCCST

C96896

*10u/6.3V_4

+5V_TCSS

R68854
*1M_1%_2

R68855
*2M_1%_2

R68842

*Short_0805

+VCCST

5

R68847
*22_5%_8

VCCST_DIS2

34

Q6597A
*2N7002KDW

47

C96889

0.1u/6.3V_2

D13149

D13150

1

2

+5V_TCSS

2

1

2

1

3

+VCC1.05_OUT_FET

C96883
*0.1u/6.3V_2

VCCSTG_EN_1 VCCSTG_EN_2

4

U6557

3 5

*M74VHC1GT08DFT2G

+3V_TCSS +VCCSTG

2

1

3 5

3

*BAT54CW

3

*BAT54CW

R68829 *866_1%_4

R68831 866_1%_2

C96890

0.1u/6.3V_2

4

R68857 *debug2@0_5%_4

U6559
*74AUP1G32SE-7

R68837 *debug2@0_5%_4

C96885
*1000p/25V_2

2

C96886

0.047u/25V_4

2

C96882
22u/6.3V_6

3

2

Q6607
DMG3414U-7

1

+VCCSTG_S2

C96887

0.1u/6.3V_2

+5V_TCSS

61

Q6608B
2N7002KDW

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

VCCST,VCCSTG

Date: Sheet of

Date: Sheet of

Date: Sheet of

Premium Segment

Vcc_STG: 0.15A

<= 10ms, full load ready

Ramp up 10uS < TR < 65uS

+VCCSTG

R68830

*Short_0805

C96888
*10u/6.3V_4

R68833

R68835
1M_1%_2

R68836
2M_1%_2

22_5%_8

34

5

Q6608A
2N7002KDW

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

Z8IA_ZAIA

Z8IA_ZAIA

Z8IA_ZAIA

47 62Tuesday, October 06, 2020

47 62Tuesday, October 06, 2020

47 62Tuesday, October 06, 2020

1A

1A

1A

+VCCSTG GENERATION

SLP_S0#[13,30,33]

SUSB#

MAINON

B B

Volume : VccSTG gated by SL P_S3#i, t is recommended by CPU_C10 _GATE#.
Premium : VccSTG gated by CPU_C10_GA TE#

CPU_C10_GATE#[13]

A A

5

R68953 *0_5%_2

R68951 *0_5%_2

R68950 *0_5%_2

VCCST_OVERRIDE_EN

R68952 *Short_0201

VCCST_OVERRIDE_EN

VCCAUX_VID0

VCCAUX_VID1

R68828 *0_5%_2

R68834 *Short_0201

R68838 *0_5%_2

4

+3V_TCSS

2

1

VCCSTG_EN

C96884
*0.1u/6.3V_2

4

R68832 *Short_0201

U6558
74AUP1G32SE-7

3 5

VCCAUX_VID VCCSTG_DIS1

5

https://vinafix.com/

4

3

2

1

47

ADP=19V

PR8002
220K_1%_2

PR8008
220K_1%_2

PQ8001
AONS21357

D

S

3
2

5

1

G

4

ADP_EN : Hi -> Vg=9.5V
ADP_EN : Lo -> Vg=19V

CCG5_VBUS_C_CTRL_P1[36]ADP_EN[36]

CCG5_CTRL

Low

High-Z

VADPBL

Type C Switch
(PQ8002)

PC8002

+VAC_IN

2 1

PD8000

P4SMAFJ20A

PJ8000

3

D D

SIGNAL

1

(+) PIN

5
4
2

(-) SPRING & SHELL

SP@30738-11202-001

Double Check ADP-IN Connector with ME

ADP_ID [50]

PC8001

0.1u/50V_4

2200p/50V_4

DC Jack Contact Sequence

1. GND Pin (-) Contact

2. PWR Pin (+) Contact

3. Signal Pin Contact

C C

EC_VCC

+3V_LDO_EC

+3VPCU

ADP_EN

PR8010 *Short_0201

PR8011 *0_5%_4

PR8013 *Short_0201

ADP Switch
(PQ8001)

Hi

Low

ON

OFF

ADP_EN : Hi -> Vg=19V
ADP_EN : Lo -> Vg=6.3V

PR8001
20K_1%_2

PR8005
10K_1%_2

3

2

PQ8000
PJA138K

1

PR8012
100K_1%_2

2

Vs=19V

1

PQ8003
BSS84

3

PC8003

0.1u/50V_6

Type C PD=20V/15V

TYPEC1_USB0 TYPEC1_USB0_PD

PR8003
20K_1%_2

PR8007
10K_1%_2

PQ8005A
2N7002KDW

34

5

ON

OFF

PR8014
*Short_0201

PR8006
200K_1%_2

PR8016
300K_1%_2

1. Type C=20V :
(1) CCG5_CTRL : Lo -> Vg=0V
(2) CCG5_CTRL : Hi-Z -> Vg=12V

2. Type C=15V :
(1) CCG5_CTRL : Lo -> Vg=0V
(2) CCG5_CTRL : Hi-Z -> Vg=9V

1. Vs=20V

2. Vs=15V

1

2

PQ8004
BSS84

3

1. Type C=20V :
(1) CCG5_CTRL : Lo -> Vg=20V
(2) CCG5_CTRL : Hi-Z -> Vg=6.7V

2. Type C=15V :
(1) CCG5_CTRL : Lo -> Vg=15V
(2) CCG5_CTRL : Hi-Z -> Vg=5V

PR9277
*0_5%_4

2020/03/25 :
CCG5 DOESN'T NEED DISCHARGE
RESERVE IT

PQ8005B

61

2N7002KDW

2

PC8000

0.1u/50V_6

PR8015
*Short_0201

PR8017
100K_1%_2

PR8004
220K_1%_2

PR8009
110K_1%_2

PQ8002
AONS21357

D

S

3
2

5

1

G

4

1. Type C=20V :
(1) CCG5_CTRL : Lo -> Vg=6.7V
(2) CCG5_CTRL : Hi-Z -> Vg=20V

2. Type C=15V :
(1) CCG5_CTRL : Lo -> Vg=5V
(2) CCG5_CTRL : Hi-Z -> Vg=15V

TP13384

Ideal Diode for AdapterIdeal Diode for Type-C Port

+3VPCU+VAC_IN

+3V_LDO_EC

3

1

PR8031
470K_1%_2

2

to Charger

PD8001
PDZ5.1B

2 1

PR8023
470K_1%_2

2

PR8032

470K_1%_2

PR9280
*Short_0201

3

PQ8010
BSS84

1

4

2 1

PQ8013
MMDT2907A-7-F

PR8024
47K_1%_2

3

Q2

65

Q1

PR9278
*Short_0201

PR8020

PQ8008

PR8019

*Short_0201

*0_5%_4

2

3 1

2

PQ8011
PMBT3906

3 1

PR8026

PR8028
220K_1%_2

PR8029
100K_1%_2

*Short_0201

ADP Insert ADP_DET

ADP_DET [36]

Y

N

Hi

Low

PR8018
549K_1%_4

B B

PR8025
*1M_5%_4

ADP_DET

PR8027
33K_1%_4

Vb=3.17V

PMBT3906

PR8021

76.8K_1%_4

PQ8006
AONS21357

D

5

PR8000
100K_1%_2

3

S

2
1

G

4

PR8022
47K_1%_2

PR9279
*Short_0201

TYPEC1_USB0_PD VADPBL

PR9281

*Short_0201

PQ8009
BSS84

Q2

3

6 5

Q1

PQ8012
MMDT2907A-7-F

4

21

PQ8007
AONS21357

S

3
2
1

PVADPTRPVADPTR

G

4

PR8030
100K_1%_2

VADPBLTYPEC1_USB0_PD PVADPTR

D

5

A A

Vi compare

Vo (=PVADPTR)

TYPEC1_USB0 > VADPBL TYPEC1_USB0

5

TYPEC1_USB0 < VADPBL VADPBL

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

Date: Sheet of

Tuesday, October 06, 2020

4

3

2

Date: Sheet

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

ADP-IN & TYPE-C

ADP-IN & TYPE-C

ADP-IN & TYPE-C

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

1

1A

1A

1A

of

6248

6248

6248

5

https://vinafix.com/

Dead Battery

D D

4

3

+VAC_IN [48,50]
TYPEC1_USB0 [36,37,48]

V3A_VBYP [51]
+3V_LDO_EC [33,34,36,48,51]
+3VPCU [12,13,14,25,26,28,30,31,32,33,35,36,37,42,45,47,48,50,51]

+5VPCU [12,24,31,36,37,45,47,51,58]

2

1

49

+VAC_IN TYPEC1_USB0

PD8002
MMBD4148TS

+3VPCU

PR8038
*10K_1%_2

C C

B B

SYS_HWPG[33,51]

SYS_HWPG

PR8041

*Short_0201

PR8043
1M_1%_2

+VAC_IN TYPEC1_USB0

PD8006
*MMBD4148TS

+3VPCU

PR8058

*10K_1%_2

PR8060
*0_5%_4

PR8064
*1M_1%_2

2

2

PD8007
*MMBD4148TS

*10K_1%_2

3

PQ8019
*2N7002K

1

PD8003
MMBD4148TS

PR8035
10K_1%_2

3

PQ8015
2N7002K

1

PR8052
*0_5%_4

PR8033

*Short_0402

PC8005
1u/25V_4

PR8040
10K_1%_2

PC8008
*1u/25V_4

PR8057
*10K_1%_2

For EC

PU8000

1

VIN

OUT

2

GND

EN3ADJ

AP2204K-ADJTRG1

PC8007

0.1u/25V_4

For CCG5

PU8001

1

VIN

OUT

2

GND

EN3ADJ

*AP2204K-ADJTRG1

PC8011
*0.1u/25V_4

3.56V

EC_VSTBY_FSPI

5

PR8036

R1

4

VOUT = 1.24V(1+(R1/R2))
=3.558V

18.7K_1%_4

PR8039

R2

10K_1%_4

4.57V

+4.6V_PD_C1

5

R1

4

VOUT = 1.24V(1+(R1/R2))
=4.57V

PR8053
*27.4K_1%_4PR8054

PR8055

R2

*10.2K_1%_4

PC8006

2.2u/10V_4

PC8009
*2.2u/10V_4

PD8004

2 1

RB521S30

RT6258C, LDO=5V

PC8010
*2.2u/10V_4

+5V_PD

PR8061 *220K_5%_2

PR8062 *220K_5%_2

+3V_LDO_EC

PR8042
1M_1%_2

V3A_VBYP

+3VPCU

+5VPCU

PR8049 *0_5%_4

VL

PR8050 *0_5%_4

1

PR8044
510K_5%_2

PR8046 1K_1%_2

PR8048 *1K_1%_2

2

3

PQ8018
*MMDT2907A-7-F

4

Q2

2 1

Q1

PQ8014
PJA3411

3

2

IDEA_G_3VLDO

PQ8016
MMDT2907A-7-F

3

6 5

PD8005

1

*RB521S30

PQ8017
*PJA3411

1

2

PR8059
*1M_1%_2

IDEA_G_5VS5_PD_C1

3

65

PR8063 *1K_1%_2

PR8034

*Short_0402

PR8037 *0_5%_4

Q2

4

PR8045 220K_5%_2

Q1

PR8047 220K_5%_2

21

+5V_PD

PR8051
*0_5%_4

+4.6V_PD_C1

RT6256B, LDO=3.3V

V3A_VBYP

+3VPCU

+3V_LDO_EC

PR8056
*1M_1%_2

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

Dead Battery

Dead Battery

Dead Battery

1

1A

1A

1A

of

49 62Tuesday, October 06, 2020

49 62Tuesday, October 06, 2020

49 62Tuesday, October 06, 2020

5

4

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet

5

https://vinafix.com/

4

3

2

1

PVADPTR

D D

UMA DISPR23

20.5K Ohm

CS32052FB21

16.9K Ohm

CS31692FB11

PC5

0.1u/50V_4

78W 95W

+VAC_IN

PR9276

ADP_ID[48]

C C

B B

*Short_0201

(1) BQ24780S : 1 μA/W (default)
(2) RT3612EB : PSYS = 1.6V

CS32052FB21 RES CHIP 20.5K 1/16W +-1%(0402) For 78W

CS31692FB11 RES CHIP 16.9K 1/16W +-1% (0402) For 95W

CS31372FB11 RES CHIP 13.7K 1/16W +-1%(0402) For 116W

PJ1

8
7
6
5
4
3
2
1

9 10

50458-00801-V02

PR235
1M_5%_4

2

PR230
220K_1%_4

PR9275

*Short_0201

3

PQ17
2N7002KW

1

PC167

0.1u/50V_4

PC168
*100p/50V_4

24780_ACDET

ACIN[33]

PR10 *0_5%_2

PR14 100_5%_4

PR13
100_5%_4

REGN6V

PR12
100_5%_4

PR39
100K_1%_4

PR40
100K_1%_4

IDCHG_R[33]

PMON[53]

BAT-V

TEMP_MBAT#

PMON

PR23

*SP@20.5K_1%_4

BI [33]

Double Check if BI pin PU Low

TEMP_MBAT# [33]

+3VPCU

PR18
1M_5%_4

ACDET=10.5V

ICMNT[33]

+3VPCU

PR211

27.4K_1%_4

MBDATA

MBCLK

ICMNT

IDCHG_R

PR31

93.1K_1%_4

PC18

*100p/50V_4

PR9 10K_5%_4

PR15 *10K_5%_4

PC73

100p/50V_4

PR204
316K_1%_4

PQ1
AONS32304S

5

PC1
1000p/50V_4

PD9002
BAT54CW

PR16
20_5%_12

PC37

PR206

100K_1%_4

3

D

S

2
1

G

4

4.02K_1%_4

BAT-V

2

1

3

PC16

0.47u/25V_6

PR30 *Short_0201

PR19 *Short_0201

PR17 *Short_0201

PR32 *Short_0201

PR26 *Short_0201

PR25 *Short_0201

100p/50V_4

PR29

0.01u/50V_4

Double Check BATT Connector with ME

PC11
*47p/50V_4

MBCLK [22,33]

MBDATA [22,33]

4

A A

PC10

*47p/50V_4

5

2 1

PD3
PDZ5.6B

2 1

PD4
PDZ5.6B

VA2

PC2

0.047u/50V_6

24780_CMSRC

24780_ACDRV

24780_VCC

24780_ACDET

24780_BM#

24780_CMPOUT

24780_ILIM

24780_CMPIN

PR207
100K_5%_4

PC8

*0.1u/16V_4

PR28

4.02K_1%_4

PC756

3

4

28

6

5

11

12

7

8

9

16

14

21

13

PQ9054
AONS32304S

3
2
1

PC36

0.1u/50V_4

PU1

CMSRC

ACDRV

VCC

ACDET

ACOK

SDA

SCL

IADP

IDCHG

PMON

TB_STAT

CMPOUT

ILIM

CMPIN

GND#835GND#936GND#1037GND#11

S

4

+VCCST

G

10

38

D

5

PC25

0.1u/50V_4

2

ACP

PROCHOT

15

TEMP_MBAT#

PR22
*100K_1%_2

1

ACN

GND#1

BATPRES

GND#229GND#330GND#431GND#532GND#633GND#7

22

PR8

*Short_0201

H_PROCHOT#

3

24780_ACP

24780_ACN

PC35

0.1u/50V_4

BATDRV

BATSRC

REGN

BTST

HIDRV

PHASE

LODRV

SRP

BQ24780SRUYR

34

PR205

*0_5%_2

PR3

0.01_1%_0612

SRN

PR2 *Short_0201

PR1 *Short_0201

24780_BATDRV

18

24780_BATSRC

17

REGN6V

24780_REGN

24

PR11
0_5%_6

24780_BST

25

24780_DH

26

24780_LX

27

24780_DL

23

PR5
*Short_0201

20

PR6
*Short_0201

19

H_PROCHOT# [4,14,33,53]

PC9

2.2u/10V_4

PC15

0.047u/50V_6

24780_SRP

24780_SRN

24780_ACN

24780_ACP

PC3

0.1u/25V_4

PQ30
AONR32320C

PQ29
AONR32320C

PC6

0.1u/25V_4

PC4

0.1u/25V_4

+VIN

PC12

0.1u/50V_4

5

D

G

4

S

321

5

D

G

4

S

321

2

PC7
2200p/50V_4

PR7
10_1%_6

PC172
2200p/50V_4

PR33
*4.7_5%_6

PC19
*680p/50V_6

PQ2
AONS32306

5

6.8uH/4.5A_7x7x3

1 2

4

+VIN

PL5

SGD

PR4
0_5%_6

3
2
1

PC170
10u/25V_6

PC17

*0.01u/50V_4

PR209

0.01_1%_0612

PR208

PR210

0_5%_2

0_5%_2

24780_SRP

24780_SRN

REGN MAX voltage 6.5V
V_ILIM=20*(VSRP-VSRN)=20*Ichg*Rsr
=0.793V for 3.965A current limit

ILIM=0.793V
Rsr = 0.01ohm

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Charger (BQ24780S)

Charger (BQ24780S)

Charger (BQ24780S)

Date: Sheet of

Date: Sheet of

Date: Sheet of

BAT-V

PC165

PC164

2200p/50V_4

22u/25V_8

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

50

BAT-V

PC166
22u/25V_8

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

50 62Tuesday, October 06, 2020

50 62Tuesday, October 06, 2020

50 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

+VIN

D D

To Thermal Protection

SYS_SHDN#[4,33,55]

KL_NO_EC[33]

SUSON[3 3,47,52,54]

C C

SYS_SHDN#

MAINON

KL_NO_EC

SUSON

PR9268
*0_5%_2

PR9269
*0_5%_2

PR9285

*Short_0201

PR6012

*100K_1%_4

PR6002

*Short_0201

PR6006
10K_1%_2

PC6007

0.1u/16V_4

3

2

PQ6000

1

2N7002K

High frequency noise eliminate circuit

PC6000

0.1u/25V_4

SYS_HWPG[33,49 ]

SYS_SHDN#

+3V_LDO_EC[33,34,36,48,49]

V3A_VBYP

PR6009
10K_1%_2

Power Auto Recovery
(Stuff on dead battery page)

+3V_LDO_EC

+3V_LDO_EC V3A_VBYP

+3VPCU

SYS_HWPG

PC6002

V3A_EN

PR6003 10K_1%_2

PR6004 *Short_020 1

PR6007 100K_1%_2

V3A_VOUT

PC6023

4.7u/6.3V_4

PR6017
*0_5%_6

2200p/50V_4

PC6003

0.1u/25V_4

(1) USM : 0.8V-1.7V
(2) Normal Mode : >2.3V

PR6005

*Short_0201

LDO=3.3V/100mA

PR6011
1K_1%_4

PC6024
10p/50V_4

V3A_VBYP

PC6004
10u/25V_6

V3A_PWRGD

PR6010
*1K_1%_4

PR6014
*10K_1%_4

4

PC6005
10u/25V_6

V3A_BOOT

PU6000

1

5

RT6256BGQUF

VIN

6

BOOT

LX#1

EN

7

PGOOD

LX#2

11

8

VOUT

LDO3

AGND

PGND

VCC

FF

9

12

+VCC_V3A

PC6022
1u/25V_4

VCC=5V
(DON'T Connect to External Load)

PR6000
10_1%_6

2

3

10

4

V3A_BOOT_R

V3A_VOUT

PC6001

0.1u/25V_4

PC6017

0.1u/16V_4

+V3A_LX

PR6001
*4.7_5%_6

+V3A_LX_R

PC6006
*680p/50V_6

PL6000

1uH/11A_7x7x3

1 2

PR6008
*Short_0201

3

+3VPCU

3.3 Volt +/- 5%
TDC : 6A
Width : 240mil
FSW : 500KHZ

+3VPCU

+V3A_OUT

PC6010

PC6014

PC6009

PC6008

22u/6.3V_6

22u/6.3V_6

PC6011

22u/6.3V_6

22u/6.3V_6

*22u/6.3V_6

PJ6001

*short3720

PC6013

PC6012

0.1u/16V_4

*22u/6.3V_6

2

TDC : 4.03A
PEAK : 5.37A
Width : 180mil

PR9244

*Short_0805

+5VPCU

S5_ON[33,55]

S5_ON

+VIN [25,50,52,53,54 ,55,56,57,58]
+3VPCU [12,13,14,25 ,26,28,30,31,32,33,35 ,36,37,42,45,47,48,49,5 0]
+5VPCU [12,24,31,36 ,37,45,47,49,58]

VL [49,55]

+5V [25,26,27,29,31,33,38,40,4 3,55]

+5V_S5 [13,24,45,47,52,53,54 ,56,57,58]

+3V [3,4,9,10,11,12,13,15,17,18,2 0,22,25,26,27,28,29,3 0,31,32,33,35,38,39,4 0,41,43,44,45,46,52,5 3,54,55,56,57,58]

+3V_S5 [3,4,6,8,10,13,14,28,29,3 0,31,32,33,35,39,41,45 ,47,52,54,55]

+3VPCU+3VPCU

PC6018
10u/6.3V_6

PR6013

*Short_0402

PR6015

*Short_0201

PC6019

0.1u/16V_4

PC6025

0.1u/16V_4

PC6015
1u/25V_4

13

4

3

PC6026
*0.1u/16V_4

1000p/50V_4

VOUT1

VBIAS

ON1

PC6028

1

VIN1

AOZ1331ADI

CT1

12

PU6001

6

VIN2

CT2

10

PC6029
1000p/50V_4

PC6016
1u/25V_4

8

OUT2

11

GND1

15

GND2

5

ON2

PC6027
*0.1u/16V_4

PC6020

0.1u/16V_4

PR6016

*Short_0201

1

51

TDC : 3.23A
PEAK : 4.31A
Width : 140mil

+3V+3V_S5

PR9245

*Short_0805

PC6021
10u/6.3V_6

MAINON [33,47,52 ,54,55]

MAINON

Soft-Start

+VIN

PR6018

PC6030

0.1u/25V_4

SYS_SHDN#

PR6020

*Short_0201

PR9270
*0_5%_2

PR9271
*0_5%_2

PR9287

*Short_0201

PR6024

*100K_1%_4

PR6021

10K_1%_2

3

2

1

B B

MAINON

KL_NO_EC

SUSON

PQ6001
2N7002K

PC6039

0.1u/16V_4

VL

SYS_HWPG

VL

LDO=5V/100mA

A A

5

0.1u/25V_4

PR6022

*Short_0201

PR6025

*Short_0603

(1) USM : 0.8V-1.7V
(2) Normal Mode : >2.3V

PC6054

4.7u/10V_6

V5P5A_VOUT

V5P5A_EN

V5P5A_PWRGD

PR6029
1K_1%_4

PC6059
10p/50V_4

6

7

12

8

PR6030
*1K_1%_4

PR6031
*10K_1%_4

PC6034

EN

PGOOD

LDO5

AGND

PC6033

PC6032

10u/25V_6

10u/25V_6

PC6031

10_1%_6

2200p/50V_4

V5P5A_BOOT

1

5

RT6258CGQU F

VIN

BOOT

LX#1

LX#2

VOUT

PGND

VCC

FF

9

11

+VCC_V5P5A

PC6058
1u/25V_4

VCC=5V
(DON'T Connect to External Load)

4

V5P5A_BOOT_R

PU6003

2

3

V5P5A_VOUT

10

4

PC6035

0.1u/25V_4

PC6055

0.1u/16V_4

PR6019
*4.7_5%_6

+V5P5A_LX_R

PC6038
*680p/50V_6

PL6001

1uH/11A_7x7x3

1 2

PR6026
*Short_0201

+5VPCU
5 Volt +/- 5%
TDC : 8A
Width : 320mil
FSW : 750KHZ

+5VPCU

+V5P5A_OUT+V5P5A_LX

PC6045

PC6044

22u/6.3V_6

PC6047

PC6046

22u/6.3V_6

3

PC6048

22u/6.3V_6

22u/6.3V_6

*22u/6.3V_6

PJ6003

*short3720

PC6049

PC6050

0.1u/16V_4

*22u/6.3V_6

TDC : 4.13A
PEAK : 5.5A
Width : 180mil

+5V_S5 +5V

PR9248

*Short_0805

+5VPCU

*Short_0402

S5_ON

2

+5VPCU +5VPCU

PC6040

PC6041

10u/6.3V_6

0.1u/16V_4

PC6051

PR6023

0.1u/16V_4

PR6027

*Short_0201

PC6036
1u/25V_4

13

4

3

PC6052
*0.1u/16V_4

1000p/50V_4

1

VIN1

VOUT1

VBIAS

ON1

PC6056

Soft-Start

PU6002

AOZ1331ADI

CT1

12

PC6037
1u/25V_4

6

VIN2

8

PC6042

0.1u/16V_4

11

15

PR6028

5

*Short_0201

PC6053
*0.1u/16V_4

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

SYSTEM (RT6256B/RT6258C)

SYSTEM (RT6256B/RT6258C)

SYSTEM (RT6256B/RT6258C)

Date: Sheet of

Date: Sheet of

Date: Sheet of

CT2

10

1000p/50V_4

OUT2

GND1

GND2

ON2

PC6057

PR9249

*Short_0805

PC6043
10u/6.3V_6

MAINON

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

TDC : 3.53A
PEAK : 4.7A
Width : 160mil

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

51 62Tuesday, October 06, 2020

51 62Tuesday, October 06, 2020

51 62Tuesday, October 06, 2020

1A

1A

1A

5

Vinafix.com

https://vinafix.com/

+3V

PR5001
100K_1%_2

PR5006
*0_5%_2

PR9288

*Short_0603

PR5009
100_5%_2

+1.2VSUS_TEMP

1P35V_S51P35V_S3

1P35V_S3

PR5002 *Short_0201

*0_5%_2

PR5003

PR5004 *Short_0201

PC5000
*0.1u/50V_4

PC5006
10u/6.3V_4

PC5014

0.047u/25V_4
PC5017
*10u/6.3V_6

+5V_S5

D D

TDC : 0.45A
PEAK : 0.6A
Width : 20mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil

C C

DDR_VTTT_PG_CTRL[3]

DDR4_SUSON_2V5[33,45]

HWPG_VDDR[33]

SUSON[33,47,51,54]

MAINON[33,47,51,54,55]

+VDDQ_ VTT

+VDDQ

PC5013

0.1u/50V_4

PR5013
*0_5%_2

PR5015
0_5%_2

VID

High 0.675V

Low

OCP=11A
L ripple current
=(19-1.2)*1.2/(1u*500k*19)
=2.248A

B B

Vtrip=11-(2.248/2)*15.9mohm
=157.028mV
Rlimit=157.028mV/5uA*10=314.06Kohm

4

PC5001
*0.1u/50V_4

20

VTT

2

VTT S NS

1

VTT G ND

4

VTT R EF

19

VLD OI N

PR5014

*Short_0201

PR5016

*Short_0201

PR5017 *0_5%_2

Ref. Voltage

0.75V

1P35V_S3

7

GND

3

1P35V_PGOOD

1P35V_CS

1P35V_S5

13

10

S58S3

PGOOD

PU5001

RT8231BGQW

VID

6

14

11

1P35V_VID

R2

DDR=1.2285V
R1=8.2K/F_4
R2=10K/F_4

OCP=11A

PR5005
316K_1%_4

9

CS

TON

VDDQ5PGND

FB

1P35V_FB

1P35V_VDDQ

PR5019
10K_1%_2

UGATE

PHASE

PAD

21

R1

PR5018

8.2K_1%_2

PR5007
499K_1%_4

Fsw=500KHz

1P35V_UGATE

BOOT

LGATE

VDD

17

18

16

15

12

PC5019
1u/6.3V_2

1P35V_BOOT

1P35V_LGATE

1P35V_VDD

PR5008

2.2_5%_6

PR5011
*Short_0402

Vo=0.675*(1+R1/R2)=1.2285V

S0

S3 (mainon off) 1

S4/S5

3

+VIN [25,50,51,53,54,55,56,57,58]
+1.2VSUS [3,5,7,17,18,58]

+VDDQ_ VTT [17,18]
+VDDQ [17,18]
+5V_S5 [13,24,45,47,51,53,54,56,57,58]
+3V [3,4,9,10,11,12,13,15,17,18,20,22,25,26,27,28,29,30,31,32,33,35,38,39,40,41,43,44,45,46,51,53,54,55,56,57,58]

+1.2VSUS_VIN1P35V_TON

PC5002

0.1u/50V_4

PQ5001
AONR32320C

5

D

PC5008

0.1u/50V_4

+5V_S5

4

4

PQ5000
AONR36326C

G

S

321

5

D

G

S

PR5010
*4.7_5%_6

321

PC5018
*680p/50V_6

PC5003
10u/25V_6

Isat=22A

PL5000

1uH/11A_7x7x3

1 2

2

PC5004
10u/25V_6

PR5012

*Short_0201

Rds(on)=15.9m ohm

1

0

VDDQ

ON

ON ON

S3

1

0

0 OFF

ON

OFF

VTTVTT REFS5

ON

OFF

OFF

PC5005
2200p/50V_4

+1.2VSUS_TEMP1P35V_PHASE

PC5009

0.1u/50V_4

2020/03/25 :
for HDMI re-timer IC

MAIND[55]

PC5007

0.1u/50V_4

PC5015

22u/6.3V_8

PJ5001

*short3720

MAIND

1

52

+VIN

PC5010

22u/6.3V_8

+1.2VSUS

2

PC5011

22u/6.3V_8

3

PQ9087
AOSS32334C

1

TDC : 0.22A
PEAK : 0.29A
Width : 20mil

+1.2VSUS

1.2 Volt +/- 5%
TDC : 6.22A
PEAK : 8.3A
OCP : 11A
Width : 260mil

+1.2VSUS

PJ5002

*short3720

+

PC5012

22u/6.3V_8

PC5016

*330u/2V_7343H1.9

+1.2V

+1.2V [27,55]

+2.5VSUS Power Rail For DDR4

PR5020

+3V_S5

+3V_S5

PR5000
100K_1%_2

PR5021

HWPG_2.5V[33]

PR5023

SUSON

A A

5

DDR4_SUSON_2V5

*0_5%_2

PR5025

*Short_0201

*Short_0201

PR5024

*Short_0201

*Short_0603

PC5024
*0.47u/6.3V_4

4

5

1

PG

G5719CTB1U

EN

R2

PU5000

4

VIN

VFB

6

PR5027
15K_1%_2

GND

LX

PC5020
10u/6.3V_4

3

G5719LX2.5V

2

PR5026

47.5K_1%_2

R1

+3V_S5 [3,4,6,8,10,13,14,28,29,30,31,32,33,35,39,41,45,47,51,54,55]
+2.5V_SUS [17,18]

PL5001

2.2uH_2.5x2.0x1.2

1 2

PR5022
*Short_0201

PC5021

PC5022

10u/6.3V_6

*10u/6.3V_6

Vo=(0.6(R1+R2)/R2)
=2.5V

3

PC5023

0.1u/50V_4

PJ5000

*Short_0805

+2.5V_SUS

2.5Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

+2.5V_SUS

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Documen t Number Rev

Size Documen t Number Rev

Size Documen t Number Rev

Date: Sheet of

Date: Sheet of

2

Date: Sheet of

PROJECT :

DDR4_+1.2VSUS (RT8231BGQW)

DDR4_+1.2VSUS (RT8231BGQW)

DDR4_+1.2VSUS (RT8231BGQW)

ZGI

ZGI

ZGI

52 62Tuesday, October 06, 2020

52 62Tuesday, October 06, 2020

52 62Tuesday, October 06, 2020

1

1A

1A

1A

5

https://vinafix.com/

+VCCST

PR7001
0_5%_4

PR7006

PR7005

PR7004

*75_1%_2

+VREF06_RT3612

VRON[33]

100_1%_2

PR7015

9.31K_1%_2

PR7019
182_1%_2

PR7027

8.06K_1%_2

PR7033

60.4_1%_2

PR7016

22.1K_1%_2

PR7020
200_1%_2

PR7000
20K_1%_2

PR7034
301_1%_2

IMVP_PWRGD[4,13]

H_PROCHOT#[4,14,33,50]

VR_SVID_CLK[5]

VR_SVID_DATA[5]

VR_SVID_ALERT#[5]

PC9099 0.1u/6.3V_2

SUSB#[13,33,47]

+3V

D D

PR7014

54.9K_1%_2

C C

PR7018
110_1%_2

PR7026
10K_1%_2

PR7032

3.3K_1%_2

B B

LL/IMON Compesation

(1) RT3612EB : PSYS = 1.6V
(2) Double Check PMON Setting

PR7059

3.01K_1%_4

with charger

IMONCPU_1

5

+VREF06_RT3612

A A

45.3_1%_2

PR7017
174K_1%_2

TSEN_1SET3_1SET1_1 SET2_1

PR7021

1.91K_1%_2

PINSET_TSEN

PR7028

8.25K_1%_2

TSEN_2SET3_2SET1_2 SET2_2

PR7035
402_1%_2

PR7007
*10K_1%_2

VR_SVID_DATA
VR_SVID_ALERT#
VR_SVID_CLK
H_PROCHOT#

For temp level adjust

PR7040
10K_1%_2

PR7050 *0_5%_2

1

2

3 5

PMON[50]

PR7060

12

100K_NTC_4_1%

Close to Phase1
Inductor

PR7062

17.4K_1%_4

+5V_S5

PC7001

0.1u/6.3V_2

VREF_RC

PC7018

0.47u/6.3V_4

Close to Phase1 Mosfet

PR7022

100K_NTC_4_1%

PR7023
10_1%_2

PR7041 *Short_0201

PR7042 *Short_0201

PR7043 *Short_0201

PR7046 *Short_0201

PR7049 *Short_0201

PU9006
MC74VHC1G08DFT2G

4

PR9289 100K_1%_2

PR7051 *Short_0201

PR7002

6.2_5%_6

PR7008

2.2_5%_6

PR7013

3.9_5%_4

12

PR7025
110K_1%_2

+3V

PR7053

SP@20.5K_1%_4

PR7061

18.2K_1%_4

for Imax~66A

+VREF06_RT3612

RT3612_TSEN

RT3612_SET1

RT3612_SET2

RT3612_SET3

RT3612_VR_READY

RT3612_VRHOT

RT3612_VCLK

RT3612_VDIO

RT3612_ALERT#

RT3612_VRON

RT3612_PSYS

RT3612_IMONNTC1N_R

RT3612_VCC

PC7002

4.7u/6.3V_4

RT3612_PVCC

PC7011

2.2u/10V_4

PC7042
*0.1u/6.3V_2

4

PU7000

10

VCC

RT3612_VIN

22

VIN

PR7003

2.2_5%_6

PC7003

0.22u/25V_4

3

+VIN_VCORE

2

+VIN [25,50,51,52,54,55,56,57,58]
+VCCIN [5]

+VCCST [4,5,13,47,50]
+5V_S5 [13,24,45,47,51,52,54,56,57,58]
+3V [3,4,9,10,11,12,13,15,17,18,20,22,25,26,27,28,29,30,31,32,33,35,38,39,40,41,43,44,45,46,51,52,54,55,56,57,58]

PJ7000

1

53

+VIN

RT3612EBGQW

*short3720

29

PVCC

PR7009

UGATE1

12

VREF06

21

TSEN

8

SET1

7

SET2

6

SET3

24

VR_READY

2

VRHOT

5

VCLK

4

VDIO

3

ALERT

23

VRON

PC7038

*0.1u/6.3V_2

9

PSYS

11

IMON

UGATE2

BOOT1

PHASE1

LGATE1

BOOT2

PHASE2

LGATE2

ISEN1P

ISEN1N

ISEN2P

ISEN2N

VSEN

COMP

RGND

EPAD

FB

25

27

28

32

1

31

30

20

19

17

18

14

15

16

13

33

RT3612_BOOT1

RT3612_PHASE1

RT3612_LG1

RT3612_UG2

RT3612_BOOT2

RT3612_PHASE2

RT3612_LG2

RT3612_ISEN1P

RT3612_ISEN1N

RT3612_ISEN2P

RT3612_ISEN2N

RT3612_VSEN

RT3612_COMP

RT3612_FB

RT3612_RGND

RT3612_UG1

26

1_5%_6

RT3612_UG1_R

PC7012

0.1u/25V_4

PR7024
1_5%_6

RT3612_UG2_R

PC7027

0.1u/25V_4

PR7038

PR7039

3.83K_1%_4

680_1%_2

PR7048

PR7047

680_1%_2

3.83K_1%_4

PC7040 82p/50V_4

PR7054 23.2K_1%_4

for LL~2m@Imax=65A

PQ7000
AOE6936

Don't Connect Pin2 to Phase

PQ7001
AOE6936

Don't Connect Pin2 to Phase

PR7036

2.43K_1%_4

PC7034

0.1u/25V_4

PC7035

0.1u/25V_4

PR7044

2.43K_1%_4

PC7036

0.1u/25V_4

PC7037

0.1u/25V_4

PR7055 10K_1%_4

1

2

8

1

2

8

ISEN1P_1

ISEN2P_1

D1

G1

S1/D2

G2

D1

G1

S1/D2

G2

*100p/50V_4

4

3

D2/S1

S2

10

4

3

D2/S1

S2

10

PR7037

3.32K_1%_4

PR7045

3.32K_1%_4

PR7053 setting

CS32052FB21 RES CHIP 20.5K 1/16W +-1%(0402) For 78W

CS31692FB11 RES CHIP 16.9K 1/16W +-1% (0402) For 95W

CS31372FB11 RES CHIP 13.7K 1/16W +-1%(0402) For 116W

4

3

9

9

PC7043

5
6
7

5
6
7

PR7010
*2.2_5%_6

SN_VCORE1

PC7019
*2200p/25V_2

PR7029
*2.2_5%_6

SN_VCORE2

PC7033
*2200p/25V_2

ISEN1P

ISEN1N

ISEN2P

ISEN2N

PC7039

*100p/50V_4

PC7044
*100p/50V_4

PC7004

10u/25V_6

RT3612_PHASE1

PC7020

10u/25V_6

RT3612_PHASE2

PC7005

10u/25V_6

PC7021

10u/25V_6

PR7056

*Short_0201

PR7057

*Short_0201

PR7053

PC7007

PC7006

10u/25V_6

10u/25V_6

DCR=1.19m-ohm+/-5%

PR7011
*Short_2

ISEN1P
ISEN1N

PC7023

PC7022

10u/25V_6

10u/25V_6

DCR=1.19m-ohm+/-5%

PR7030
*Short_2

PR7052
100_1%_2PC7041 390p/50V_4

PR7058
100_1%_2

UMA

20.5K Ohm

CS32052FB21

78W

2

PC7008

0.1u/25V_4

PL7001

0.24uH/28A_7x7x3

PR7012
*Short_2

PC7024

0.1u/25V_4

PL7000

0.24uH/28A_7x7x3

PR7031
*Short_2

+VCCIN

16.9K Ohm

CS31692FB11

PC7009

2200p/50V_4

Isat=35A

+VIN_VCORE

PC7025

2200p/50V_4

Isat=35A

DIS

95W

PC7010

PC7026

+

0.1u/25V_4

0.1u/25V_4

VCCSENSE [5]

VSSSENSE [5]

PC7000

*15u/25V_3528H1.9

PC7013

22u/6.3V_6

Recommand output cap:
a. 1pcs 330uF/2.5V_9m cap
b. 13pcs 22uF/6.3V MLCC includ EE side
c. Reserve 4pcs 22uF/6.3V MLCC

+

PC7028

22u/6.3V_6

+VCCIN
TGL-UP3 Line 4+2 SKU(28W)
Performance

TDC󶁪43A
ICCMAX󶁪65A
LL=2m
VBOOT= 0V

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

+VCCIN

PC7014

PC7015

*22u/6.3V_6

*22u/6.3V_6

+

PC7029

PC7030

*330u/2.5V_7343H1.9

*330u/2.5V_7343H1.9

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

CPU VR IC (RT3612EBGQW-03)

CPU VR IC (RT3612EBGQW-03)

CPU VR IC (RT3612EBGQW-03)

PC7017

PC7016

*22u/6.3V_6

*22u/6.3V_6

+

+

PC7031

PC7032

330u/2.5V_7343H1.9

*330u/2.5V_7343H1.9

1

3A

3A

53 62Tuesday, October 06, 2020

53 62Tuesday, October 06, 2020

53 62Tuesday, October 06, 2020

3A

5

https://vinafix.com/

+3V_S5

PR7063
*0_5%_4

D D

4

3

+VIN [25,50,51,52,53,55,56,57,58]
+VCCIN_AUX [14]

+5V_S5 [13,24,45,47,51,52,53,56,57,58]
+3V_S5 [3,4,6,8,10,13,14,28,29,30,31,32,33,35,39,41,45,47,51,52,55]
+3V [3,4,9,10,11,12,13,15,17,18,20,22,25,26,27,28,29,30,31,32,33,35,38,39,40,41,43,44,45,46,51,52,53,55,56,57,58]

2

1

54

PR7064

*100K_1%_2

PR7067

*100K_1%_2

C C

TP7000

VCCAUX_VID1[14,47]

VCCAUX_VID0[14,47]

SUSON[33,47,51,52]

HWPG_1.8VS5[33,55]

B B

MAINON[33,47,51,52,55]

PR7065
*100K_1%_2

PR7068
*100K_1%_2

+3V

AUX_PWRGD

VCCAUX_VID1VCCAUX_VID0

RT6543_VSYS

PC7045

BOOT

LGATE

PGND

VOUT

COMP

RGND

0.1u/25V_4

RT6543_UG

11

RT6543_BOOT

10

RT6543_PH

12

PH

RT6543_LG

13

14

RT6543_ISP

2

RT6543_ISN

3

RT6543_VOUT

8

RT6543_COMP

5

6

FB

7

OCP~36A@LMOS=2.6m

PR7070
158K_1%_4

RT6543_CS_DSI

PR7072

5.1_1%_6

+5V_S5

PR7073 10K_1%_2

PR7074 *Short_0201

PR7076 *Short_0201

PR7077 *Short_0201

PR7078 *10K_1%_4

PR7080 *Short_0201

PR7082 *0_5%_2 PR7085

+5V_S5

PR7086
100K_1%_4

RT6543_VCC

PC7054
1u/6.3V_4

RT6543_PG

RT6543_VID1

RT6543_VID0

RT6543_EN

PC7066
*0.1u/16V_4

RT6543_FSWSEL

PR7089
100K_1%_4

PU7001
RT6543AGQW

1

CS_DIS

15

PVCC

16

VCC

4

PGOOD

17

VID1

18

VID0

19

EN

9

FSWSEL

21

20

VSYS

ISENSEP

ISENSEN

AGND

UGATE

PR7066

2.2_5%_6

PC7053

0.1u/25V_4

PR7071
1_5%_6

PR7079
0_5%_4

PC7067

2200p/50V_4

RT6543_FB

RT6543_RGND

PQ7002
AONS36380

PQ7003
AONS36312

PR7083
10K_1%_4

PC7069
27p/50V_4

D

G

4

S

2

153

5

D

G

4

S

321

LMOS(max)=2.6m

PC7068

*470p/50V_4

PC7047

PC7046

10u/25V_6

10u/25V_6

DCR=2.1m-ohm+/-7%

0.22uH/23A_7x7x3

PR7075
*2.2_5%_6

PC7061
*2200p/25V_2

PR7081
0_5%_4

PR7084
*1.4K_1%_4

PR7087

6.34K_1%_4

PC7070
*0.1u/25V_4

PL7002

PC7049

PC7048

10u/25V_6

10u/25V_6

Isat=41A

PC7050

0.1u/25V_4

PC7055

0.1u/16V_4

+VCCIN_AUX

100_1%_2

PR7091
100_1%_2

PJ7001

*short3720

PC7051

PC7052

0.1u/25V_4

2200p/50V_4

Recommand output cap󶁪
a. 1pcs 330uF_2.5V_9m cap
b. 4pcs 22uF/6.3V MLCC includ EE side
c. Reserve 4pcs 22uF/6.3V MLCC

PC7058

22u/6.3V_6

PR7088 *Short_0201

PR7090 *Short_0201

PC7059

22u/6.3V_6

PC7062

22u/6.3V_6

+VIN+VIN_VCCIN_AUX

PC7060

*22u/6.3V_6

PC7063

22u/6.3V_6

VCC_AUX_SENSE [14]

VSS_AUX_SENSE [14]

+VCCIN_AUX

+

PC7056

*22u/6.3V_6

PC7064

*22u/6.3V_6

PC7057

330u/2.5V_7343H1.9

PC7065

*22u/6.3V_6

+VCCIN_AUX
TGL-UP3 Line 4+2 SKU(28W)
Performance

A A

TDC󶁪16A
ICCMAX󶁪27A
DC_LL=3.3m
VBOOT=1.8V

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

5

4

3

2

Date: Sheet

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

VCCIN_AUX IC (RT6543AGQW)

VCCIN_AUX IC (RT6543AGQW)

VCCIN_AUX IC (RT6543AGQW)

54 62Tuesday, October 06, 2020

54 62Tuesday, October 06, 2020

54 62Tuesday, October 06, 2020

1

3A

3A

3A

of

5

https://vinafix.com/

D D

Double check PU high with HW

+3V_S5

PR9255
100K_1%_2

HWPG_1.8VS5[33,54]

+3V_S5

C C

B B

PR9256

*Short_0201

PC572

0.01u/50V_4

5213PG_1.8V

PC571

10u/6.3V_4

PU3004

2

POK

3

VIN

4

PGND

8

SGND

9

EPAD

JW5213DFND_TRPBF

PC551
*2200p/50V_6

SW

NC

FB

EN

5213LX_1.8V

6

5

5213FB_1.8V

1

5213EN_1.8V

7

PR551
*2.2_5%_6

PC581

0.1u/6.3V_2

Thermal protection

PR3020
150_5%_4

VL

PR3021

A A

Rset(Kohm)=0.0012T*T-0.9308T+96.147
=29.4K ohm

25.5K_1%_4

PC6228

0.1u/16V_4

PU3002

TMP708AIDBVR

1

SET

GND

2

5

(1) Need fine tune
for thermal protect point

(2) Note placement position

HYST=VCC for 10
degree Hys.
HYST=GND for 30
degree Hys.

TEMP=80C

5

OT3VCC

HYST

4

PR3022

*Short_0201

SYS_SHDN#

4

PL551

1uH/3.35A_2.5x2.0x1.2

1 2

SYS_SHDN# [4,33,51]

4

PC574

*22p/50V_4

5213FB_1.8V_S

R1

R2

PR569

*Short_0201

PR568
20K_1%_4

PR567

Vo=0.6*(R1+R2)/R2

10K_1%_2

=1.8V

PR566

*Short_0201

+3V_S5

1

4

PU9005

2

3 5

*M74VHC1GT08DFT2G

PC561

0.1u/6.3V_2

+1.8V_S5

1.8Volt +/- 5%
TDC : 3A
PEAK : 4A
Width : 120mil

+1.8V_S5

PC563

PC562

22u/6.3V_6

22u/6.3V_6

PJ9005
*short3720

PC9098

*22u/6.3V_6

S5_ON [33,51]

SLP_SUS#_EC [13,33]

3

+3V_S5 [3,4,6,8,10,13,14,28,29,30,31,32,33,35,39,41,45,47,51,52,54]

+1.8V [13,22,26,33,41]
+1.5V [26]
+3V [3,4,9,10,11,12,13,15,17,18,20,22,25,26,27,28,29,30,31,32,33,35,38,39,40,41,43,44,45,46, 51,52,53,54,56,57,58]
VL [49,51]

Double check PU high with HW

+1.8V_S5

PR6416

3

2

MAIND

3

PQ9
AOSS32334C

1

+1.8V

TDC : 0.3A
PEAK : 0.4A
Width : 20mil

DDTC144EUA-7-F

MAINON

PR120

*100K_1%_6

PQ16

2

HWPG_1.5V[33]

+VIN +VIN

1 3

*100K_1%_2 PL14

MAINON[33,47,51,52,54]

PR116
1M_5%_6

MAINON_ON_G

3

PR118

2

1M_5%_6

1

PR106
*22_5%_8

PQ12
*2N7002K

2

+VIN [25,50,51,52,53,54,56,57,58]
+5V [25,26,27,29,31,33,38,40,43,51]+1.8V_S5 [14,33,34,41,45,58]

1

55

+1.5V

1.5Volt +/- 5%

PJ3008
*0.001_1%_3720

PC6231

*0.1u/16V_4

PC51
2200p/50V_4

TDC : 0.39A
PEAK : 0.52A
Width : 20mil

+1.5V

MAIND [52]

ZAUI:Stuff

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

55 62Tuesday, October 06, 2020

55 62Tuesday, October 06, 2020

55 62Tuesday, October 06, 2020

1A

1A

1A

+3V_S5

+3V

PR284
*0_5%_2

PR6417
*0_5%_2

5

1

PC6229
*0.47u/6.3V_4

POK

EN

PC242
*4.7u/6.3V_4

PU3003

4

*JW5222RSOTB_TRPBF

3

VIN

SW

2

GND

FB

PC9097

6

*22p/50V_4

G5719LX1.5V

*2.2uH/1.67A_2.5x2.0x1.2

1 2

PR6414

*Short_0201

PC229

PC6230

*10u/6.3V_6

*10u/6.3V_6

R1

PR6418
*22.6K_1%_2

PR283

R2

*15K_1%_4

+5V+3V

PR126
*220_5%_8

3

2

PQ19

1

*2N7002K

2

+1.2V

3

2

1

Vo=(0.6(R1+R2)/R2)
=1.504V

PR9286
22_5%_8

2

PQ9088
2N7002K

+1.8V

PR9227
22_5%_8

3

PQ9050

1

2N7002K

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet of

PR59
1M_5%_6

MAIND

3

2

PQ6

1

2N7002K

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

+1.8V_S5 /+1.5V/Thermal

+1.8V_S5 /+1.5V/Thermal

+1.8V_S5 /+1.5V/Thermal

1

5

teknisi indonesia

https://vinafix.com/

VGPU_CORE

4

+VIN [25,50,51,52,53,54,55,57,58]
+VGPU_CORE [19]

+5V_S5 [13,24,45,47,51,52,53,54,57,58]
+1V8_AON [19,21,22,58]
+1V8_GFX_MAIN [19,20,21,58]

3

2

1

56

D D

PR9001
EV@1_5%_6

+5V_S5

Fsw: 300KHz

PR9000
EV@1_5%_6

GPU_PWR_GD[20,22,58]

+3V

PWM-VID[22]

TP9000

EV@20.5K_1%_4

PC9013
EV@0.22u/10V_4

+VIN_VGPU_CORE1

PR9085

1

PR9016
*Short_0402

PR9018
*EV@12K_1%_4

*Short_0402

PD1
*EV@RB500V-40

2

PR9284
*EV@1K_1%_4

PR9022
*EV@10K_1%_4

+1V8_GFX_MAIN

1V8_MAIN_EN[22,58]

C C

DGPU_PSI[22]

+1V8_AON

RT8813DGQW

PSI

0V ~ 0.4V

0.8V ~ 1V

B B

1.4V-5.5V

Mode

1 Phase DCM

1 Phase CCM

2 /3Phase CCM

C

PC9025

PR9002
EV@499K_1%_4

PC9004
EV@1u/25V_6

PR9008 *Short_0201

PR9009 EV@10K_1%_2

PR9015 *Short_0201

PR9017 *Short_0201

8813VREF

VREF=2V

R2

PR9021

PR9023
EV@6.19K_1%_4

PR9024

R3

EV@4.32K_1%_4

EV@4700p/25V_4

PR9027

R4

EV@16.5K_1%_4

PR9030

R5

EV@309_1%_4

R1

PR9033

EV@10K_1%_2

8813REFADJ

NV17 Config : Type2+

R1

R2

R3

A A

R4

R5

C

5

6.19K

20.5K

4.32K

16.5K

0.309K

4.7nF

4

8813PVCC

PC9000
EV@2.2u/10V_4

8813TON

8813PG

8813EN

8813PSI

8813VID

8813VREF

PC9023
EV@0.1u/16V_4

8813REFIN

PC9026

EV@1500p/50V_4

8813VREF

12

PU9000 EV@RT8813DGQW

21

PVCC

9

TON

16

PGOOD

3

EN

VCC/ISEN1

4

PSI

5

VID

8

VREF

6

REFADJ

TALERT/ISEN2

7

REFIN

13

TSNS/ISEN3

PR9274
*EV@100K_NTC_4_1%

UGATE1

BOOT1

PHASE1

LGATE1

UGATE2

BOOT2

PHASE2

LGATE2

VSNS

RGND

SS

PWM3

GND

PR9006

2

1

24

23

15

17

18

19

20

14

11

10

12

22

25

EV@1_5%_6

8813UGATE1

PC9008
EV@0.22u/25V_6

8813BOOT1

8813PHASE1

8813LGAT1

8813ISEN1

PC9014
*EV@0.22u/10V_4

8813UGATE2

8813BOOT2

8813PHASE2

8813LGAT2

8813ISEN2

8813VOUT1

PC9027

EV@56p/50V_4

8813RGN

PC9029

EV@56p/50V_4

PC9030

8813ILIM

*EV@56p/50V_4

PR9032 EV@14.7K_1%_4

PR9034 *Short_0201

8813UGATE1_1

PR9011
EV@14.7K_1%_4

PR9014
EV@1_5%_6

PC9020
EV@0.22u/25V_6

PR9025
*EV@0_5%_2

3

PQ9000
EV@AOE6936

Don't Connect Pin2 to Phase

PR9013
EV@10K_1%_4

8813UGATE2_1

+5V_S5

PQ9001
EV@AOE6936

Rds(on)=3mohm(MAX)

GPU_CHOKE_THERMAL

OCP=74A

4

3

9

D1

G1

1

5

D2/S1

S1/D2

2

6
7

G2

8

S2

10

Rds(on)=3mohm(MAX)

4

3

9

D1

G1

1

D2/S1

S1/D2

2

Don't Connect Pin2 to Phase

G2

8

S2

10

GPU_CHOKE_THERMAL [33,34]

PR9028 *Short_0201

PC9028

PR9029 *Short_0201

*EV@100p/50V_4

5
6
7

PC9001

EV@10u/25V_6

8813PHASE1

PR9004
*EV@2.2_5%_6

PC9012
*EV@2200p/50V_4

8813PHASE2

PR9019
*EV@2.2_5%_6

PC9024
*EV@2200p/50V_4

PC9005

EV@10u/25V_6

PC9015

EV@10u/25V_6

PR9026
EV@100_1%_4

PR9031
EV@100_1%_4

+VIN_VGPU_CORE1

PC9002

EV@10u/25V_6

PC9016

PC9017

EV@10u/25V_6

+VGPU_CORE

VGA_VCCSENSE [19]

VGA_VSSSENSE [19]

routing in parallel

2

PC9003

EV@0.1u/25V_4

EV@10u/25V_6

PJ9008

*short3720

PC9006

EV@2200p/50V_4

PL9001

EV@0.22uH/23A_7x7x3

1 2

Isat=40A
DCR(MAX)=2.8mohm

+VIN_VGPU_CORE2

PC9018

PC9019

EV@0.1u/25V_4

EV@2200p/50V_4

+VIN

+

PC9007

*EV@15u/25V_3528H1.9

PJ9010

*short3720

PL9000

EV@0.22uH/23A_7x7x3

1 2

Isat=40A
DCR(MAX)=2.8mohm

N17S-G0-A1(25W/GDDR5)
=MX230

OpenVreg Config : Type2+
Vboot : 0.8V

EDP-C:27.8A
EDP-P:42A
OCP:74A
FSW:300KHz

N17S-G3-A1(25W/GDDR5)
=MX330

OpenVreg Config : Type2+
Vboot : 0.8V

EDP-C:29.8A
EDP-P:58.7A
OCP:74A
FSW:300KHz

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

Date: Sheet

+VGPU_CORE

+

+

PC9011

PC9009

EV@22u/6.3V_8

+VIN

VGPU_CORE (RT8813D)

VGPU_CORE (RT8813D)

VGPU_CORE (RT8813D)

PC9010

EV@330u/2V_7343H1.9

+VGPU_CORE

+

PC9022

PC9021

EV@22u/6.3V_8

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

1

EV@330u/2V_7343H1.9

EV@330u/2V_7343H1.9

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

of

56 62Tuesday, October 06, 2020

56 62Tuesday, October 06, 2020

56 62Tuesday, October 06, 2020

1A

1A

1A

5

https://vinafix.com/

1.35V_GFX

D D

4

+VIN [25,50,51,52,53,54,55,56,58]
+1.35V_GFX [20,23]
+5V_S5 [13,24,45,47,51,52,53,54,56,58]
+3V [3,4,9,10,11,12,13,15,17,18,20,22,25,26,27,28,29,30,31,32,33,35,38,39,40,41,43,44,45,46,51,52,53,54,55,56,58]

3

2

1

57

N17S-G0-A1(25W/GDDR5)
=MX230

N17S-G3-A1(25W/GDDR5)
=MX330

EDP-C:5.8A

EDP-P:7.4A

+1.35V_GFX

PJ9002

*short3720

R1

PC9089
*EV@1000p/50V_4

R2

Vo=0.8*(R1+R2)/R2
=1.357V

PR9089
EV@2.2_5%_6

G5335-AGND-2

PC9074
*EV@0.01u/50V_4

PC9079
EV@0.1u/25V_4

PC9076

*EV@0.1u/25V_4

Isat=25A
DCR(typ)=5mohm

EV@0.68uH/15.5A_7x7x3

PR9092
*EV@4.7_5%_6

PC9088
*EV@680p/50V_6

PC9077

EV@2200p/50V_4

PL9002

1 2

+VIN

PJ9009

*short3720

PC9078

EV@10u/25V_8

PR9263

*Short_0201

PC9083

PC9080

EV@22u/6.3V_6

PC9082

PC9081

EV@22u/6.3V_6

EV@22u/6.3V_6

PC9084

EV@22u/6.3V_6

PC9085

EV@22u/6.3V_6

*EV@22u/6.3V_6

VFB=0.8V

PC9087

PC9086

EV@0.1u/16V_4

*EV@22u/6.3V_6

PR9094
EV@6.49K_1%_4

PR9097
EV@9.31K_1%_4

G5335-AGND-2

Fsw=550KHz

PR9086
EV@100K_1%_4

G5335-TON-2

6

PU9004

7

+5V_S5

PR9087
EV@10_5%_6

Double check PU high with HW

C C

HWPG_1.35VGFX[22]

G5335-AGND-2

+5V_S5

Pulse-Skipping Mode

FBVDDQ_EN[20]

1.03_GFX_PGD[58]

B B

+3V

PR9088

EV@100K_1%_2

PR9091
*EV@0_5%_2

PR9093
EV@0_5%_2

PR9095 EV@2.2K_5%_4

PR9096 *EV@0_5%_4

PC9090

EV@0.22u/10V_4

PR9090
EV@0_5%_2

G5335-AGND-2

G5335-VCC-2

PC9075
EV@10u/6.3V_6

G5335-PWRGD-2

G5335-PFM-2

G5335-EN-2

G5335-SS-2

PC9091
EV@0.01u/6.3V_2

G5335-AGND-2

NC

21

VCC

1

PGOOD

3

PFM

2

EN

23

SS

EV@G5335QT2U

PR9098
EV@0_5%_4

TON

V+#1
V+#2
V+#3
V+#4

LX#2
LX#3
LX#4
LX#5
LX#6
LX#1

PGND#1
PGND#2
PGND#3
PGND#4
PGND#5

AGND

BST

FB

8
9
22
24

20

G5335-BST-2

10
11
16

G5335-LX-2

17
18
25

12
13
14
15
19
4

5

G5335-FB-2

G5335-AGND-2

+1.35V_GFX

+5V_S5

PR9099

EV@22_5%_8

3

A A

5

4

PQ9085

EV@2N7002K

1

2

3

PR9100
EV@100K_1%_4

PR9101
EV@1M_5%_4

3

2

1

PQ9086
EV@DMG1012T-7

G5335-EN-2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

FBVDDQ_MEM (G5335QT2U)

FBVDDQ_MEM (G5335QT2U)

FBVDDQ_MEM (G5335QT2U)

Date: Sheet of

Date: Sheet of

2

Date: Sheet

PROJECT :

1

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

of

57 62Tuesday, October 06, 2020

57 62Tuesday, October 06, 2020

57 62Tuesday, October 06, 2020

1A

1A

1A

1

https://vinafix.com/

A A

2

3

+1.8V_S5 [14,33,34,41,45,55]
+1V8_GFX_MAIN [19,20,21,56]
+1V8_AON [19,21,22,56]
+5VPCU [12,24,31,36,37,45,47,49,51]
+VIN [25,50,51,52,53,54,55,56,57]

4

+1.2VSUS [3,5,7,17,18,52]
+1.03_GFX [19]
+5V_S5 [13,24,45,47,51,52,53,54,56,57]
+3V [3,4,9,10,11,12,13,15,17,18,20,22,25,26,27,28,29,30,31,32,33,35,38,39,40,41,43,44,45,46,51,52,53,54,55,56,57]

+1.8V_S5 +1.8V_S5

5

6

7

8

58

PC9053
EV@1u/25V_4

1

6

VIN1

VIN2

PU9002

EV@AOZ1331ADI

CT1

CT2

12

10

PC9071
EV@0.01u/50V_4

R1

N17S : Vo=(1+R1/R2)*0.5=1.03V

+1V8_GFX_MAIN

+1V8_MAIN_EN_G

2

PC9073
*EV@0.1u/16V_4

+1V8_GFX_MAIN

1V8_MAIN_EN[22,56]

PR9103
EV@22_5%_8

3

PQ9084
EV@2N7002KW

1

+1V8_AON

PR9067

*Short_0805

PC9059

EV@0.1u/16V_4

5

6

5

R2

13

VOUT1

4

VBIAS

3

ON1

PC9062

EV@1000p/50V_4

PQ9008
EV@AONR32320C

3

D

S

2
1

G

4

9336DRV

9336ADJ

PR9082
EV@124_1%_4

PR9080
EV@47_1%_4

PR9081
EV@133_1%_4

PC9055

EV@10u/6.3V_6

+5VPCU

PR9072
EV@0_5%_2

PC9064

*EV@820p/50V_4

+1.2VSUS +1.03_GFX

PC9065

EV@0.1u/16V_4

PR9076
EV@10K_1%_2

PR9078
EV@0_5%_2

+5VPCU

PC9072
EV@0.1u/16V_4

EV@0.1u/16V_4

PR9069

*Short_0402

PC9066

PU9003
EV@G9336ADJTP1U

3

PGD

4

EN

1

VCC

EV@10u/6.3V_6

2

PC9056

GND

DRV

ADJ

N17S-G0
N17S-G3

+1.8V_MAIN
TDC : 0.9A
PEAK : 1.2A
Width : 40mil

+VIN

B B

PQ9083

EV@LTC044EUBFS8TL

1V8_MAIN_EN

*EV@100K_1%_6

C C

2

PR9105

GPU_PWR_GD[20,22,56]

PR9102
EV@1M_5%_6

PR9104
EV@1M_5%_6

1 3

Double check PU high with HW

1.03_GFX_PGD[57]

PR9079
EV@0_5%_2

OUT2

GND1

GND2

ON2

PC9063
EV@1000p/50V_4

PC9067

EV@10u/6.3V_6

+1.03_GFX

PC9054
EV@1u/25V_4

8

11

15

5

PC9068

EV@10u/6.3V_6

PD9001
EV@1SS355

PC9057
EV@0.1u/16V_4

PR9070
EV@0_5%_2

PC9060
EV@0.1u/16V_4

PC9069

EV@0.1u/16V_4

21

+3V

3

1

1V8_AON_S

PC9058
EV@10u/6.3V_6

N17S-G0
N17S-G3

+1.03_GFX
TDC : 0.9A
PEAK : 1.1A
Width : 40mil

PR9075
EV@10K_1%_4

PQ9011
EV@2N7002K

2

PR9068

*Short_0805

DGPU_PWR_EN [9,20]

PJ9003
*short3720

PQ9009
EV@2N7002K

PR9073
EV@5.6_5%_8

3

2

1

+1V8_AON

+5V_S5

N17S-G0
N17S-G3

+1.8V_AON
TDC : 0.75A
PEAK : 1A
Width : 40mil

PR9074
EV@100K_1%_4

PR9077

EV@1M_5%_4

PQ9010
EV@DMG1012T-7

3

2

1

R1 R2

N17S 124 ohm

D D

1

2

3

4

133 ohm

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

5

Date: Sheet

6

PROJECT :

+1.8V_AON/+ 1V_GFX

+1.8V_AON/+ 1V_GFX

+1.8V_AON/+ 1V_GFX

7

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

of

58 62Tuesday, October 06, 2020

58 62Tuesday, October 06, 2020

58 62Tuesday, October 06, 2020

8

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

BQ24780SRUYR

PU1

OUT

D D

C C

SYS_SHDN#

p50

+1V_S5_ON

B B

S5/DDR4_SUSON_2V5

+1V8_GFX_MAIN

A A

+VIN

+VIN

SYS_SHDN#

+VIN

+VIN

S3/MAINON

+VIN

VRON

+VIN

+VIN

FBVDDQ_EN

RT6256BGQUF

PU6000

IN

EN

RT6256BGQUF

PU6003

IN

EN

RT6543AGQW

IN

PU7001

EN

RT8231BGQW

IN

PU5001

VTT_CNTL

SLP_S4

p53

RT3612EBGQW

IN

PU7000

EN

RT8813DGQW

IN

PU9000

EN

G5335QT2U

IN

PU9004

EN

OUT

p54

OUT

VTT

VTTREF

OUT

p54,p55

OUT

p58

OUT

p59

+3VPCU

OUT

+3V_LDO_EC

LDO

p51

+5VPCU

OUT

LDO

p51

+VCCIN_AUX

+1.2VSUS

TGL-UP3 28W TDC󶁪43A

+VCCIN

+VGPU_CORE

+1.35V_GFX

VL

+VDDQ_VTT

+VDDQ

TDC : 6A

TDC : 8A

TDC : 6.22A

EDP-P:58.7A

EDP-P:7.4A

TDC : 16A

TDC : 0.45A

+1.2VSUS

+3VPCU

S5_ON

MAINON

S5_ON

MAINON

GPU_PWR_G0

JW7110DFNC_TRPBF

PU6002

IN

EN1

EN2

JW7110DFNC_TRPBF

PU6002

IN

EN1

EN2

G9336ADJTP1U

IN

PU9003

EN

TDC : 5.26A

TDC : 4.13A

TDC : 3.53A

TDC : 0.9A

+3V_S5

S5_ON

+3V_S5

MAINON

+3V_S5

S5/DDR4_SUSON_2V5

JW5213DFND_TRPBF

IN

PU3004

EN

IN

PU3003

EN

G5719CTB1U

IN

PU5000

EN

+1.8V_S5

OUT

p57

+1.5V

OUT

p57

+2.5V_SUS

OUT

p57

+VAC_IN

TYPEC1_USB0

SYS_HWPG

+VAC_IN

TYPEC1_USB0

SYS_HWPG

TDC : 2.48A

TDC : 0.39A

TDC : 0.75A

+1.8V_S5

+1.8V_S5

1V8_MAIN_EN

DGPU_PWR_EN

AP2204K-ADJTRG1

PQ8004

IN

IN

EN

BSS84

PU8001

IN

IN

EN

MAIND

OUT

p48

OUT

p48

AO3404

IN

PQ9

EN

AOZ1331AADI

IN

ON1

ON2

+3V_LDO_EC

+4.6V_PD_C1

PU9002

p58

OUTJW5222RSOTB_TRPBF

p57

+1.8V

+1V8_GFX_MAIN

OUT1

OUT2

TDC : 0.3A

+1V8_AON

PJA3411

PQ8014

p48

TDC : 0.9A

TDC : 0.75A

V3A_VBYP

+3V_S5

OUT1

TDC : 3.27A

+3V

EN2

p51

+5V_S5

OUT1

+5V

EN2

p51

+1.03_GFX

OUT

p60

34

5

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

PROJECT :

PROJECT :

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

4

3

2

Date: Sheet of

PROJECT :

Power tree

Power tree

Power tree

1

1A

1A

1A

59 62Tuesday, October 0 6, 2020

59 62Tuesday, October 0 6, 2020

59 62Tuesday, October 0 6, 2020

5

Vinafix.com

https://vinafix.com/

4

3

2

1

Stage Dat e

C

D D

MP

C C

Reserve PCH [TOP_SWAP] pin to EC by Acer request "GPG6"

7/1

Adjust EC GPIO pin to let S pin function gpio all come out fro m extension IO IC "GPF2, GPH2 , GPJ0, GPD0, GPH0"

7/1

Change CCG5 power source from [+3V_S5] to [+3V_PCU]

7/1

Change BBR power ena ble [CCG5-GPIO P2.3] PU po wer from [+VCC3V 3_SX_TCP0] to [VDD _SUPPLY_1P]

7/1

9/22 Change 0 ohm to shortpad

CHANGE LIST

B B

A A

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

PROJECT :

PROJECT :

PROJECT :

Change List

Change List

Change List

1

60 62Tuesday, October 06, 2020

60 62Tuesday, October 06, 2020

60 62Tuesday, October 06, 2020

5

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

4

3

2

Date: Sheet of

1A

1A

1A

5

https://vinafix.com/

D D

C C

4

3

2

1

B B

A A

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet of

Date: Sheet of

5

4

3

Date: Sheet of

2

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

Z8I_ZAI_Z8J

Z8I_ZAI_Z8J

PROJECT :

PROJECT :

PROJECT :

Voltage Rails

Voltage Rails

Voltage Rails

Z8I_ZAI_Z8J

61 62Tuesday, October 06, 2020

61 62Tuesday, October 06, 2020

61 62Tuesday, October 06, 2020

1

1A

1A

1A

5

https://vinafix.com/

4

3

2

1

ACIN

VCCRTC

RTCRST#

V3A_VBYP/VL/+3VPCU
+5VPCU/+3V_LDO_EC

NBSWON#

D D

S5_ON

+3 V_S5/ +3V_DEEP_SUS
VCCPRIM_3P3

+5 V_S5

+1.8V_S5/ +1.8V_DEEP_SUS
VCCPRIM_1P8

VCCIN_AUX

VCC1P05_OUT_PCH

DNBSWON#

DSW_PWROK

RSMRST#

ESPI_RESET#

C C

SUSCLK

SLP_S5#

SLP_S4#/ (SUSC#)

SLP_S3#/ (SUSB#)

SLP_S0#

CPU_C10_GATE#

DDR4_SUSON_2V5

SUSON

MAINON

+VCCST

+VCCSTG

B B

+2.5VSUS/ (DDR_VPP)

+1.2VSUS /(DDR_VDDQ)

VTT

+3V/ +5V

+1.5V

+1.8V

HWPG
(ALL_SYS_PWRGD)

VCCST_PWRGD

VRON

+VCCIN

IMVP_PWRGD

A A

PCH_PWROK

PROCPWRGD

EC_PWROK (SYS_PWROK)

[PLATFORM]

[PLATFORM]

[PLATFORM]

TO EC

[PLATFORM]

FROM EC [EC]

[PLATFORM] - tPCH06

[PLATFORM] - tPCH02

[PLATFORM]

[PLATFORM]

[PLATFORM] - TtPCH03

[PCH]

[PCH] - tPCH31

[EC]

[EC]

Note. [DSWPWROK must low once VccDSW low and keep Hi if VccDSW Hi]

[EC] - tPCH07

[PCH] - tPCH18

[PCH]

[PCH]

[PCH]

[PCH]

[PCH]

[PCH]

[EC]

[EC]

[EC]

[PLATFORM]

[PLATFORM] - tCPU00

[PLATFORM]

[PLATFORM] - tCPU01

[PLATFORM]

[PLATFORM]

[PLATFORM]

[PLATFORM]

[PLATFORM] TO [EC]

[PLATFORM]

[EC]

[PLATFORM]

[PLATFORM]

[EC]

[PCH]

[EC] 120ms after HWPG

EC_PWROK (SYS_PWROK)

PLTRST#

CPU_SVID

CPU_SVID_ALERT#

SPI Signal

[PLATFORM]

1. Strap

2. MAC PHY

3. ME

4. Clock Inital

[EC]

[PCH]

[PLATFORM]

[PLATFORM]

ME/BIOS Active

76

5

4

Quanta Computer Inc.

Quanta Computer Inc.

Quanta Computer Inc.

PROJECT :

PROJECT :

PROJECT :

Z8IA/ZAIA

Z8IA/ZAIA

Size D ocument Number Rev

Size D ocument Number Rev

Size D ocument Number Rev

Power Sequence

Power Sequence

Power Sequence

Date: Sheet of

Date: Sheet of

3

2

Date: Sheet of

Z8IA/ZAIA

1A

1A

1A

62 62Tuesday, October 06, 2020

62 62Tuesday, October 06, 2020

62 62Tuesday, October 06, 2020

1