5
D D
4
3
2
1
Quanta Project Name: GM7B
C C
Dell Project Name: Shatner
A00(QT) Stage
BOARD REV : F
2010-08
B B
A A
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
CoverPage
CoverPage
CoverPage
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
15 4 Monday, September 13, 2010
15 4 Monday, September 13, 2010
15 4 Monday, September 13, 2010
of
of
of
1
2
3
4
5
6
7
8
System Block Diagram of GM7B
A A
FAN & THERMAL
SMSC1422
PG 31
CLOCK
+1.5V_SUS/+0.75V_DDR_VTT
+1.05V_RUN
+1.1V_RUN_VTT
POWER
SLG8SP585VTR
(QFN-32)
DDR3-SODIMM_A0
DDR3-SODIMM_A1
PG 14,15
B B
DDR3-SODIMM_B1
1067/1333 MHz DDR III
1067/1333 MHz DDR III
PG 16,17
DDR3-SODIMM_B0
PG 3
CPU/NB
4 Core
(Clarksfield)
(989 PGA)
PG 4,5,6,7
PCIEx16
[DDR3 x 12
(3G 192bits)]
PG 25,26,27
NVIDIA N11E-GE
35*35mm
PCI EXPRESS GFX
PG 19,20,21,22,23,24
DP
LVDS
HDMI
DP
DP Redriver
PG 44
PG 46
PG 45
LCD Panel
PG 28
DC/DC
+3.3V_ALW/+5V_ALW/
+15V_ALW
VGA / Nivida
VGA / Intel
+1.8V_RUN
DP conn.
PG 43
PG 47
PG 48
PG 49
PG 50
SN75DP120
DMI X 4 FDI(ARD)
CPU CORE REGULATOR
E-Module Bay
ODD
SATA - HDD0
PG 35
PG 35
SATA - HDD1
C C
Card Reader
conn
USB 2.0 conn
X1
Bluetooth BTB Conn
PG 37
JMicron
JMB389
PG 29
USB[1]
DB
Conn.
USB 2.0 conn
X1
D D
PG 36
USB 2.0 conn
X1
SATA[1]
HDMI
SATA[0]
SATA[5]
USB[8]
PCIE[5] USB[1]
USB[1,2,3]
PCIE[4]
PCH
(HM57)
PG 8,9,10,11,12,13
PCIE[6]
SATA[4]
USB[1]
PCIE[1,3]
USB[4,5]
DB
Conn.
SPI
LPC
SPI ROM
4M bytes
KBC
ITE8502
PG 30
SPI PS/2
FLASH
1Mbyts
PG 32 PG 33
Touchpad
19X8
PG 32
Keyboard
PG 33
Azalia I/F
PG 36
USER
INTERFACE
PCIE[6]
SATA[4]
PCIE[1]
USB[4]
PCIE[3]
USB[5]
Azalia I/F
PG 34
1
2
3
4
5
HDMI Redriver
TMDS141
LAN
RTL8111EL
eSATA Redriver
SN75LVCP412
MINI-CARD
WLAN
MINI-CARD
WWAN
AUDIO Codec
ALC665
Audio
Jacks X3
6
HDMI conn.
RJ45 conn.
E-SATA Combo
with USB CONN
Main SPK Amp
MAX9736AETJ+
Subwoofer Amp
MAX9736AETJ+
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
MB Block Diagram
MB Block Diagram
MB Block Diagram
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet of
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
7
Main SPK
1.5W*2
SPK 2.5W*1
GM7B
GM7B
GM7B
25 4 Monday, September 13, 2010
25 4 Monday, September 13, 2010
25 4 Monday, September 13, 2010
8
5
D D
805
805
L26
+3.3V_RUN
+1.5V_RUN
L26
BLM21PG600SN1D
BLM21PG600SN1D
805
805
L29
L29
*BLM21PG600SN1D_NC
*BLM21PG600SN1D_NC
C560
C560
10U/10V_8
10U/10V_8
Y5V
Y5V
C538
C538
0.1U/16V_4
0.1U/16V_4
Y5V
Y5V
C558
C558
0.1U/16V_4
0.1U/16V_4
Y5V
Y5V
Reserve for SLG8SP595VTR
+3.3V_RUN
C C
CK_PWRGD_R 38 CLK_VGA_27M_SS 23
CLK_PCH_14M 10
Place the 33 ohm
resistors close to the CK 505
CLK_PCH_14M
R349 10K R349 10K
R366 33 R366 33
Add capacitor pads for improving WWAN.
B B
EC_SMBCLK2 EC_SMBDAT2
1 2
C569
C569
*10P_NC
*10P_NC
NPO
NPO
50
50
EMI
A A
5
1 2
C570
C570
*10P_NC
*10P_NC
NPO
NPO
50
50
+3.3V_RUN
40mil
C555
C555
0.1U/16V_4
0.1U/16V_4
Y5V
Y5V
C568
C568
*27P/50V_NC
*27P/50V_NC
NPO
NPO
R365
R365
*4.7K_NC
*4.7K_NC
1 2
CPU_SEL
R364
R364
4.7K
4.7K
1 2
4
C566
C566
0.1U/16V_4
0.1U/16V_4
Y5V
Y5V
0.1uF near the
every power pin.
EC_SMBDAT2 31,37
EC_SMBCLK2 31,37
CLK_PCH_14M
EMI Capacitor
4
C526
C526
0.1U/16V_4
0.1U/16V_4
Y5V
Y5V
C567
C567
*10P/50V_NC
*10P/50V_NC
COG
COG
+3.3V_CLK_VDD
+VDDIO_CLK
CPU_SEL
XTAL_OUT
XTAL_IN
EC_SMBDAT2
EC_SMBCLK2
XTAL_IN XTAL_OUT
C574
C574
33P/50V_4
33P/50V_4
COH
COH
1
5
17
24
29
15
18
9
2
8
12
21
26
16
25
30
27
28
31
32
PIN 30 CPU_0 CPU_1
0(default)
1(0.7V-1.5V)
3
U25
U25
VDD_USB
VDD_LCD
VDD_SRC
VDD_CPU
VDD_REF
VDD_SRC_IO
VDD_CPU_IO
VSS_SATA
VSS_USB
VSS_LCD
VSS_SRC
VSS_CPU
VSS_REF
CPU_STOP#
CK_PWRGD/PD#_3.3
REF_0/CPU_SEL
XOUT
XIN
SDATA
SCLK
SLG8SP585VTR
SLG8SP585VTR
Y2
Y2
14.318MHZ
14.318MHZ
2 1
CK505
CK505
QFN32
QFN32
133MHz
100MHz 100MHz
3
C573
C573
33P/50V_4
33P/50V_4
COH
COH
1 2
133MHz
23
CPU-0
22
CPU-0#
20
CPU-1
19
CPU-1#
SRC-1
SRC-1#
SATA
SATA#
GND
3
4
13
14
10
11
6
7
33
+3.3V_RUN
+1.05V_RUN
CLK_VGA_27M_R
CLK_VGA_27M_SS_R
R346 *0/J_8_NC R346 *0/J_8_NC
R344 *0_8_short R344 *0_8_short
DOT96T_LPR
DOT96C_LPR
27MHz_nonSS
27MHz_SS
SLG,IDT: +1.05V
Realtek: +3.3V
CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet(V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet(V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
2
CLK_BUF_BCLKP 10
CLK_BUF_BCLKN 10
CLK_BUF_DREFCLKP 10
CLK_BUF_DREFCLKN 10
CLK_BUF_PCIE_3GPLLP 10
CLK_BUF_PCIE_3GPLLN 10
CLK_BUF_DREFSSCLKP 10
CLK_BUF_DREFSSCLKN 10
R358 33 R358 33
R357 *33_NC R357 *33_NC
Place within 0.5" of CLKGEN
Realtek: 0.1uFx3pcs, 22uFx1pcs
IDT: 0.1uFx2pcs, 10uFx1pcs
L27 BLM21PG600SN1D
L27 BLM21PG600SN1D
805
805
HP: 10u x2pcs
2
C486
C486
10U/10V_8
10U/10V_8
Y5V
Y5V
Place each 0.1uF cap as close as
possible to each VDD IO pin. Place
the 10uF caps on the VDD_IO plane.
+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V,Max3.465V.
Realtek date sheet(V1.2) P11: Min 1.05V,Max 3.3V.
IDT date sheet(V0.7) P10: Min 0.9975V,Max 3.465V.
Title
Title
Title
CoverPage
CoverPage
CoverPage
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
1
CLK_VGA_27M 23
+VDDIO_CLK
40mil
C534
C534
C503
C503
0.1U/16V_4
0.1U/16V_4
0.1U/16V_4
0.1U/16V_4
Y5V
Y5V
Y5V
Y5V
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
35 4 Monday, September 13, 2010
35 4 Monday, September 13, 2010
35 4 Monday, September 13, 2010
of
of
of
5
4
3
2
1
AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI) AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)
U33A
U33A
FDI_FSYNC0
FDI_FSYNC1
FDI_INT
FDI_LSYNC0
FDI_LSYNC1
A24
C23
B22
A21
B24
D23
B23
A22
D24
G24
F23
H23
D25
F24
E23
G23
E22
D21
D19
D18
G21
E19
F21
G18
D22
C21
D20
C18
G22
E20
F20
G19
F17
E17
C17
F18
D17
DMI_RX#[0]
DMI_RX#[1]
DMI_RX#[2]
DMI_RX#[3]
DMI_RX[0]
DMI_RX[1]
DMI_RX[2]
DMI_RX[3]
DMI_TX#[0]
DMI_TX#[1]
DMI_TX#[2]
DMI_TX#[3]
DMI_TX[0]
DMI_TX[1]
DMI_TX[2]
DMI_TX[3]
FDI_TX#[0]
FDI_TX#[1]
FDI_TX#[2]
FDI_TX#[3]
FDI_TX#[4]
FDI_TX#[5]
FDI_TX#[6]
FDI_TX#[7]
FDI_TX[0]
FDI_TX[1]
FDI_TX[2]
FDI_TX[3]
FDI_TX[4]
FDI_TX[5]
FDI_TX[6]
FDI_TX[7]
FDI_FSYNC[0]
FDI_FSYNC[1]
FDI_IN T
FDI_LSYNC[0]
FDI_LSYNC[1]
DMI_TXN0 8
DMI_TXN1 8
D D
C C
DMI_TXN2 8
DMI_TXN3 8
DMI_TXP0 8
DMI_TXP1 8
DMI_TXP2 8
DMI_TXP3 8
DMI_RXN0 8
DMI_RXN1 8
DMI_RXN2 8
DMI_RXN3 8
DMI_RXP0 8
DMI_RXP1 8
DMI_RXP2 8
DMI_RXP3 8
FDI_TXN0 8
FDI_TXN1 8
FDI_TXN2 8
FDI_TXN3 8
FDI_TXN4 8
FDI_TXN5 8
FDI_TXN6 8
FDI_TXN7 8
FDI_TXP0 8
FDI_TXP1 8
FDI_TXP2 8
FDI_TXP3 8
FDI_TXP4 8
FDI_TXP5 8
FDI_TXP6 8
FDI_TXP7 8
FDI_FSYNC0 8
FDI_FSYNC1 8
FDI_INT 8
FDI_LSYNC0 8
FDI_LSYNC1 8
R34 1K_DIS R34 1K_DIS
R35 1K_DIS R35 1K_DIS
R33 1K_DIS R33 1K_DIS
R36 1K_DIS R36 1K_DIS
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1
FDI_INT
R37
R37
1K_DIS
1K_DIS
DIS ONLY
PZ98927-3641-01F
R144
R144
*68_NC
*68_NC
PZ98927-3641-01F
PCIE_MTX_GRX_N0
PCIE_MTX_GRX_N1
PCIE_MTX_GRX_N2
PCIE_MTX_GRX_N3
PCIE_MTX_GRX_N4
PCIE_MTX_GRX_N5
PCIE_MTX_GRX_N6
PCIE_MTX_GRX_N7
PCIE_MTX_GRX_N8
PCIE_MTX_GRX_N9
PCIE_MTX_GRX_N10
PCIE_MTX_GRX_N11
PCIE_MTX_GRX_N12
PCIE_MTX_GRX_N13
PCIE_MTX_GRX_N14
PCIE_MTX_GRX_N15
Processor Compensation Signals
B B
PCIE_MTX_GRX_C_N0
PCIE_MTX_GRX_C_N1
PCIE_MTX_GRX_C_N2
PCIE_MTX_GRX_C_N3
PCIE_MTX_GRX_C_N4
PCIE_MTX_GRX_C_N5
PCIE_MTX_GRX_C_N6
PCIE_MTX_GRX_C_N7
PCIE_MTX_GRX_C_N8
PCIE_MTX_GRX_C_N9
PCIE_MTX_GRX_C_N10
PCIE_MTX_GRX_C_N11
PCIE_MTX_GRX_C_N12
PCIE_MTX_GRX_C_N13
PCIE_MTX_GRX_C_N14
PCIE_MTX_GRX_C_N15
Processor
Pullups
H_CATERR#
A A
H_PROCHOT#
H_CPURST#
R74
R74
49.9/F
49.9/F
1%
1%
C108 0.1U10 C108 0.1U10
C665 0.1U10 C665 0.1U10
C153 0.1U10 C153 0.1U10
C170 0.1U10 C170 0.1U10
C151 0.1U10 C151 0.1U10
C129 0.1U10 C129 0.1U10
C166 0.1U10 C166 0.1U10
C123 0.1U10 C123 0.1U10
C126 0.1U10 C126 0.1U10
C101 0.1U10 C101 0.1U10
C81 0.1U10 C81 0.1U10
C71 0.1U10 C71 0.1U10
C68 0.1U10 C68 0.1U10
C61 0.1U10 C61 0.1U10
C57 0.1U10 C57 0.1U10
C43 0.1U10 C43 0.1U10
+1.1V_RUN_VTT
R133
R133
49.9/F
49.9/F
1%
1%
PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO
PEG_RBIAS
PEG_RX#[0]
PEG_RX#[1]
PEG_RX#[2]
DMI Intel(R) FDI
DMI Intel(R) FDI
PEG_RX#[3]
PEG_RX#[4]
PEG_RX#[5]
PEG_RX#[6]
PEG_RX#[7]
PEG_RX#[8]
PEG_RX#[9]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
PEG_RX#[13]
PEG_RX#[14]
PEG_RX#[15]
PEG_RX[0]
PEG_RX[1]
PEG_RX[2]
PEG_RX[3]
PEG_RX[4]
PEG_RX[5]
PEG_RX[6]
PEG_RX[7]
PEG_RX[8]
PEG_RX[9]
PEG_RX[10]
PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[14]
PEG_RX[15]
PEG_TX#[0]
PEG_TX#[1]
PEG_TX#[2]
PEG_TX#[3]
PEG_TX#[4]
PEG_TX#[5]
PEG_TX#[6]
PEG_TX#[7]
PEG_TX#[8]
PEG_TX#[9]
PEG_TX#[10]
PEG_TX#[11]
PEG_TX#[12]
PEG_TX#[13]
PEG_TX#[14]
PEG_TX#[15]
PCI EXPRESS -- GRAPHICS
PCI EXPRESS -- GRAPHICS
PEG_TX[0]
PEG_TX[1]
PEG_TX[2]
PEG_TX[3]
PEG_TX[4]
PEG_TX[5]
PEG_TX[6]
PEG_TX[7]
PEG_TX[8]
PEG_TX[9]
PEG_TX[10]
PEG_TX[11]
PEG_TX[12]
PEG_TX[13]
PEG_TX[14]
PEG_TX[15]
PCIE_MTX_GRX_N[0..15] 19 PCIE_MTX_GRX_P[15..0] 19
R54
R54
R422
R422
49.9/F
49.9/F
49.9/F
49.9/F
1%
1%
1%
1%
R420
R420
20/F
20/F
1%
1%
B26
A26
B27
A25
K35
J34
J33
G35
G32
F34
F31
D35
E33
C33
D32
B32
C31
B28
B30
A31
J35
H34
H33
F35
G33
E34
F32
D34
F33
B33
D31
A32
C30
A28
B29
A30
L33
M35
M33
M30
L31
K32
M29
J31
K29
H30
H29
F29
E28
D29
D27
C26
L34
M34
M32
L30
M31
K31
M28
H31
K28
G30
G29
F28
E27
D28
C27
C25
PEG_COMP
PCIE_MRX_GTX_N0
PCIE_MRX_GTX_N1
PCIE_MRX_GTX_N2
PCIE_MRX_GTX_N3
PCIE_MRX_GTX_N4
PCIE_MRX_GTX_N5
PCIE_MRX_GTX_N6
PCIE_MRX_GTX_N7
PCIE_MRX_GTX_N8
PCIE_MRX_GTX_N9
PCIE_MRX_GTX_N10
PCIE_MRX_GTX_N11
PCIE_MRX_GTX_N12
PCIE_MRX_GTX_N13
PCIE_MRX_GTX_N14
PCIE_MRX_GTX_N15
PCIE_MRX_GTX_P0
PCIE_MRX_GTX_P1
PCIE_MRX_GTX_P2
PCIE_MRX_GTX_P3
PCIE_MRX_GTX_P4
PCIE_MRX_GTX_P5
PCIE_MRX_GTX_P6
PCIE_MRX_GTX_P7
PCIE_MRX_GTX_P8
PCIE_MRX_GTX_P9
PCIE_MRX_GTX_P10
PCIE_MRX_GTX_P11
PCIE_MRX_GTX_P12
PCIE_MRX_GTX_P13
PCIE_MRX_GTX_P14
PCIE_MRX_GTX_P15
PCIE_MTX_GRX_C_N0
PCIE_MTX_GRX_C_N1
PCIE_MTX_GRX_C_N2
PCIE_MTX_GRX_C_N3
PCIE_MTX_GRX_C_N4
PCIE_MTX_GRX_C_N5
PCIE_MTX_GRX_C_N6
PCIE_MTX_GRX_C_N7
PCIE_MTX_GRX_C_N8
PCIE_MTX_GRX_C_N9
PCIE_MTX_GRX_C_N10
PCIE_MTX_GRX_C_N11
PCIE_MTX_GRX_C_N12
PCIE_MTX_GRX_C_N13
PCIE_MTX_GRX_C_N14
PCIE_MTX_GRX_C_N15
PCIE_MTX_GRX_C_P0
PCIE_MTX_GRX_C_P1
PCIE_MTX_GRX_C_P2
PCIE_MTX_GRX_C_P3
PCIE_MTX_GRX_C_P4
PCIE_MTX_GRX_C_P5
PCIE_MTX_GRX_C_P6
PCIE_MTX_GRX_C_P7
PCIE_MTX_GRX_C_P8
PCIE_MTX_GRX_C_P9
PCIE_MTX_GRX_C_P10
PCIE_MTX_GRX_C_P11
PCIE_MTX_GRX_C_P12
PCIE_MTX_GRX_C_P13
PCIE_MTX_GRX_C_P14
PCIE_MTX_GRX_C_P15
PCIE_MTX_GRX_C_P0
PCIE_MTX_GRX_C_P1
PCIE_MTX_GRX_C_P2
PCIE_MTX_GRX_C_P3
PCIE_MTX_GRX_C_P4
PCIE_MTX_GRX_C_P5
PCIE_MTX_GRX_C_P6
PCIE_MTX_GRX_C_P7
PCIE_MTX_GRX_C_P8
PCIE_MTX_GRX_C_P9
PCIE_MTX_GRX_C_P10
PCIE_MTX_GRX_C_P11
PCIE_MTX_GRX_C_P12
PCIE_MTX_GRX_C_P13
PCIE_MTX_GRX_C_P14
PCIE_MTX_GRX_C_P15
H_COMP0
H_COMP1
H_COMP2
H_COMP3
R419
R419
20/F
20/F
1%
1%
R411 49.9/F1%R411 49.9/F1%
R410 750/F1%R410 750/F1%
PCIE_MRX_GTX_N[15..0] 19
PCIE_MRX_GTX_P[15..0] 19
PM_DRAM_PWRGD 8
C102 0.1U10 C102 0.1U10
C661 0.1U10 C661 0.1U10
C157 0.1U10 C157 0.1U10
C181 0.1U10 C181 0.1U10
C145 0.1U10 C145 0.1U10
C138 0.1U10 C138 0.1U10
C159 0.1U10 C159 0.1U10
C110 0.1U10 C110 0.1U10
C128 0.1U10 C128 0.1U10
C97 0.1U10 C97 0.1U10
C86 0.1U10 C86 0.1U10
C76 0.1U10 C76 0.1U10
C69 0.1U10 C69 0.1U10
C67 0.1U10 C67 0.1U10
C58 0.1U10 C58 0.1U10
C51 0.1U10 C51 0.1U10
PCIE_MTX_GRX_P0
PCIE_MTX_GRX_P1
PCIE_MTX_GRX_P2
PCIE_MTX_GRX_P3
PCIE_MTX_GRX_P4
PCIE_MTX_GRX_P5
PCIE_MTX_GRX_P6
PCIE_MTX_GRX_P7
PCIE_MTX_GRX_P8
PCIE_MTX_GRX_P9
PCIE_MTX_GRX_P10
PCIE_MTX_GRX_P11
PCIE_MTX_GRX_P12
PCIE_MTX_GRX_P13
PCIE_MTX_GRX_P14
PCIE_MTX_GRX_P15
DDR3 Compensation Signals
SM_RCOMP_2
SM_RCOMP_1
SM_RCOMP_0
R120
R120
R121
R121
R122
24.9/F
24.9/F
1%
1%
R122
100/F
100/F
1%
1%
130/F
130/F
1%
1%
H_COMP3
H_COMP2
H_COMP1
H_COMP0
H_PECI 11
R176 *0_short R176 *0_short
R92
R92
TP23TP23
R128 *0_short R128 *0_short
H_PROCHOT#
*0_short
*0_short
R142
R142
750/F
750/F
1%
1%
H_CATERR#
H_THERM#
H_CPURST#
H_THERM#
H_CPUDET# 30
31. Change FP
Set constraint
H_THERM# 11
PM_SYNC 8
31. Change FP
H_PWRGOOD 11
PM_DRAM_PWRGD VDDPWRGOOD_R
H_VTTPWRGD 38
R147 1.5K/F 1%R147 1.5K/F 1%
PLTRST# 10,19,29,30,36,37
Layout Note: Place
these resistors
near Processor
AT23
AT24
G16
AT26
AH24
AK14
AT15
AN26
AK15
AP26
AL15
AN14
AN27
AK13
AM15
AM26
AL14
+3.3V_RUN
2
Q28
Q28
*MMST3904-7-F_NC
*MMST3904-7-F_NC
U33B
U33B
COMP3
COMP2
COMP1
COMP0
SKTOCC#
CATERR#
PECI
PROCHOT#
THERMTRIP#
RESET_OBS#
PM_SYNC
VCCPWRGOOD_1
VCCPWRGOOD_0
SM_DRAMPWROK
VTTPWRGOOD
TAPPWRGOOD
RSTIN#
PZ98927-3641-01F
PZ98927-3641-01F
R154
R154
*10M_NC
*10M_NC
2
1 2
C236
C236
*0.1U_NC
*0.1U_NC
1 3
16
16
Y5V
Y5V
MISC THERMAL
MISC THERMAL
CLOCKS
CLOCKS
DDR3
DDR3
PWR MANAGEMENT
PWR MANAGEMENT
JTAG & BPM
JTAG & BPM
PM_THRMTRIP# 47
3 1
Q29
Q29
*2N7002W-7-F_NC
*2N7002W-7-F_NC
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
SM_DRAMRST#
SM_RCOMP[0]
SM_RCOMP[1]
SM_RCOMP[2]
PM_EXT_TS#[0]
PM_EXT_TS#[1]
MISC
MISC
BCLK
BCLK#
BCLK_ITP
BCLK_ITP#
PEG_CLK
PEG_CLK#
PRDY#
PREQ#
TRST#
TDI_M
TDO_M
DBR#
BPM#[0]
BPM#[1]
BPM#[2]
BPM#[3]
BPM#[4]
BPM#[5]
BPM#[6]
BPM#[7]
*1.1K/F_NC
*1.1K/F_NC
TCK
TMS
TDI
TDO
+1.5V_SUS_CPU
R90
R90
R97
R97
750/F
750/F
A16
B16
AR30
AT30
E16
D16
A18
A17
F6
AL1
AM1
AN1
AN15
AP15
AT28
AP27
AN28
AP28
AT27
AT29
AR27
AR29
AP29
AN25
AJ22
AK22
AK24
AJ24
AJ25
AH22
AK23
AH23
TP26TP26
TP28TP28
CLK_DREFSSCLKP_R
CLK_DREFSSCLKN_R
DDR3_DRAMRST#_R
SM_RCOMP_0
SM_RCOMP_1
SM_RCOMP_2
TP31TP31
TP6TP6
TP25TP25
TP29TP29
TP27TP27
TP30TP30
XDP_TDI_M
XDP_TDO_M
H_DBR#_R
PM_DRAM_PWRGD
DDR3_DRAMRST#_R
R402 0_SW R402 0_SW
R405 0_SW R405 0_SW
R409 0_DIS R409 0_DIS
R408 0_DIS R408 0_DIS
S3 Power reduce
XDP_TRST#
R136 *0_short R136 *0_short
R50 *0_NC R50 *0_NC
1
PR16
PR16
100K
100K
1 2
CLK_CPU_BCLK 11
CLK_CPU_BCLK# 11
CLK_PCIE_3GPLL 10
CLK_PCIE_3GPLL# 10
R423 51 R423 51
R135 1K R135 1K
Q11
Q11
BSS138-7-F
BSS138-7-F
2
1 2
C72
C72
0.047U
0.047U
X7R
X7R
10
10
DPLL_REF_SSCLK and DPLL_REF_SSCLK#
can be GND when discrete.
R140 10K R140 10K
R139 10K R139 10K
R141 *0_short R141 *0_short
61
*12.4K/F_NC
*12.4K/F_NC
+3.3V_RUN
+3.3V_SUS
R103
R103
1.5K/F
1.5K/F
Q24
Q24
3 1
2N7002W-7-F
2N7002W-7-F
2
+1.5V_SUS
R481KR48
1K
3
RST_GATE 11,14,16
CLK_DREFSSCLKP 10
CLK_DREFSSCLKN 10
PM_EXTTS#0 14,15
PM_EXTTS#1 16,17
CRB(v0.71) P.11
R137
R137
+3.3V_SUS
R145
R145
10K
10K
S3 Power reduce
1 2
R89
R89
10K
10K
2
Q25
Q25
1 3
MMST3904-7-F
MMST3904-7-F
DDR3_DRAMRST# 14,15,16,17
+1.1V_RUN_VTT
1 2
+1.5V_SUS_CPU
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
CPU 1/4(PEG_DMI)
CPU 1/4(PEG_DMI)
CPU 1/4(PEG_DMI)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
45 4 Monday, September 13, 2010
45 4 Monday, September 13, 2010
45 4 Monday, September 13, 2010
of
of
of
5
4
3
2
1
AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)
U33C
U33C
AA6
SA_CK[0]
AA7
SA_CK#[0]
M_A_DQ[63:0] 14,15
D D
C C
M_A_BS#0 14,15
M_A_BS#1 14,15
M_A_BS#2 14,15
B B
M_A_CAS# 14,15
M_A_RAS# 14,15
M_A_W E# 14,15
M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63
AJ10
AL10
AK12
AK11
AM10
AR11
AL11
AT11
AP12
AM12
AN12
AM13
AT14
AT12
AL13
AR14
AP14
A10
SA_DQ[0]
C10
SA_DQ[1]
C7
SA_DQ[2]
A7
SA_DQ[3]
B10
SA_DQ[4]
D10
SA_DQ[5]
E10
SA_DQ[6]
A8
SA_DQ[7]
D8
SA_DQ[8]
F10
SA_DQ[9]
E6
SA_DQ[10]
F7
SA_DQ[11]
E9
SA_DQ[12]
B7
SA_DQ[13]
E7
SA_DQ[14]
C6
SA_DQ[15]
H10
SA_DQ[16]
G8
SA_DQ[17]
K7
SA_DQ[18]
J8
SA_DQ[19]
G7
SA_DQ[20]
G10
SA_DQ[21]
J7
SA_DQ[22]
J10
SA_DQ[23]
L7
SA_DQ[24]
M6
SA_DQ[25]
M8
SA_DQ[26]
L9
SA_DQ[27]
L6
SA_DQ[28]
K8
SA_DQ[29]
N8
SA_DQ[30]
P9
SA_DQ[31]
AH5
SA_DQ[32]
AF5
SA_DQ[33]
AK6
SA_DQ[34]
AK7
SA_DQ[35]
AF6
SA_DQ[36]
AG5
SA_DQ[37]
AJ7
SA_DQ[38]
AJ6
SA_DQ[39]
SA_DQ[40]
AJ9
SA_DQ[41]
SA_DQ[42]
SA_DQ[43]
AK8
SA_DQ[44]
AL7
SA_DQ[45]
SA_DQ[46]
AL8
SA_DQ[47]
AN8
SA_DQ[48]
SA_DQ[49]
SA_DQ[50]
SA_DQ[51]
AM9
SA_DQ[52]
AN9
SA_DQ[53]
SA_DQ[54]
SA_DQ[55]
SA_DQ[56]
SA_DQ[57]
SA_DQ[58]
SA_DQ[59]
SA_DQ[60]
SA_DQ[61]
SA_DQ[62]
SA_DQ[63]
AC3
SA_BS[0]
AB2
SA_BS[1]
U7
SA_BS[2]
AE1
SA_CAS#
AB3
SA_RAS#
AE9
SA_WE#
DDR SYSTEM MEMORY A
DDR SYSTEM MEMORY A
SA_CKE[0]
SA_CK[1]
SA_CK#[1]
SA_CKE[1]
SA_CS#[0]
SA_CS#[1]
SA_ODT[0]
SA_ODT[1]
SA_DM[0]
SA_DM[1]
SA_DM[2]
SA_DM[3]
SA_DM[4]
SA_DM[5]
SA_DM[6]
SA_DM[7]
SA_DQS#[0]
SA_DQS#[1]
SA_DQS#[2]
SA_DQS#[3]
SA_DQS#[4]
SA_DQS#[5]
SA_DQS#[6]
SA_DQS#[7]
SA_DQS[0]
SA_DQS[1]
SA_DQS[2]
SA_DQS[3]
SA_DQS[4]
SA_DQS[5]
SA_DQS[6]
SA_DQS[7]
SA_MA[0]
SA_MA[1]
SA_MA[2]
SA_MA[3]
SA_MA[4]
SA_MA[5]
SA_MA[6]
SA_MA[7]
SA_MA[8]
SA_MA[9]
SA_MA[10]
SA_MA[11]
SA_MA[12]
SA_MA[13]
SA_MA[14]
SA_MA[15]
P7
Y6
Y5
P6
AE2
AE8
AD8
AF9
B9
D7
H7
M7
AG6
AM7
AN10
AN13
C9
F8
J9
N9
AH7
AK9
AP11
AT13
C8
F9
H9
M9
AH8
AK10
AN11
AR13
Y3
W1
AA8
AA3
V1
AA9
V8
T1
Y9
U6
AD4
T2
U3
AG8
T3
V9
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15
M_A_CLK0 14
M_A_CLK0# 14
M_A_CKE0 14
M_A_CLK1 14
M_A_CLK1# 14
M_A_CKE1 14
M_A_CS# 0 14
M_A_CS# 1 14
M_A_ODT0 14
M_A_ODT1 14
M_A_DM[7:0] 14,15
M_A_DQS#[7:0] 14,15
M_A_DQS[7:0] 14,15
M_A_A[15:0] 14,15
M_B_DQ[63:0] 16,17
M_B_BS#0 16,17
M_B_BS#1 16,17
M_B_BS#2 16,17
M_B_CAS# 16,17
M_B_RAS# 16,17
M_B_W E# 16,17
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60 M_A_A0
M_B_DQ61
M_B_DQ62
M_B_DQ63
AR10
AT10
U33D
U33D
W8
SB_CK[0]
W9
SB_CK#[0]
B5
SB_DQ[0]
A5
SB_DQ[1]
C3
SB_DQ[2]
B3
SB_DQ[3]
E4
SB_DQ[4]
A6
SB_DQ[5]
A4
SB_DQ[6]
C4
SB_DQ[7]
D1
SB_DQ[8]
D2
SB_DQ[9]
F2
SB_DQ[10]
F1
SB_DQ[11]
C2
SB_DQ[12]
F5
SB_DQ[13]
F3
SB_DQ[14]
G4
SB_DQ[15]
H6
SB_DQ[16]
G2
SB_DQ[17]
J6
SB_DQ[18]
J3
SB_DQ[19]
G1
SB_DQ[20]
G5
SB_DQ[21]
J2
SB_DQ[22]
J1
SB_DQ[23]
J5
SB_DQ[24]
K2
SB_DQ[25]
L3
SB_DQ[26]
M1
SB_DQ[27]
K5
SB_DQ[28]
K4
SB_DQ[29]
M4
SB_DQ[30]
N5
SB_DQ[31]
AF3
SB_DQ[32]
AG1
SB_DQ[33]
AJ3
SB_DQ[34]
AK1
SB_DQ[35]
AG4
SB_DQ[36]
AG3
SB_DQ[37]
AJ4
SB_DQ[38]
AH4
SB_DQ[39]
AK3
SB_DQ[40]
AK4
SB_DQ[41]
AM6
SB_DQ[42]
AN2
SB_DQ[43]
AK5
SB_DQ[44]
AK2
SB_DQ[45]
AM4
SB_DQ[46]
AM3
SB_DQ[47]
AP3
SB_DQ[48]
AN5
SB_DQ[49]
AT4
SB_DQ[50]
AN6
SB_DQ[51]
AN4
SB_DQ[52]
AN3
SB_DQ[53]
AT5
SB_DQ[54]
AT6
SB_DQ[55]
AN7
SB_DQ[56]
AP6
SB_DQ[57]
AP8
SB_DQ[58]
AT9
SB_DQ[59]
AT7
SB_DQ[60]
AP9
SB_DQ[61]
SB_DQ[62]
SB_DQ[63]
AB1
SB_BS[0]
W5
SB_BS[1]
R7
SB_BS[2]
AC5
SB_CAS#
Y7
SB_RAS#
AC6
SB_WE#
DDR SYSTEM MEMORY - B
DDR SYSTEM MEMORY - B
SB_CKE[0]
SB_CK[1]
SB_CK#[1]
SB_CKE[1]
SB_CS#[0]
SB_CS#[1]
SB_ODT[0]
SB_ODT[1]
SB_DM[0]
SB_DM[1]
SB_DM[2]
SB_DM[3]
SB_DM[4]
SB_DM[5]
SB_DM[6]
SB_DM[7]
SB_DQS#[0]
SB_DQS#[1]
SB_DQS#[2]
SB_DQS#[3]
SB_DQS#[4]
SB_DQS#[5]
SB_DQS#[6]
SB_DQS#[7]
SB_DQS[0]
SB_DQS[1]
SB_DQS[2]
SB_DQS[3]
SB_DQS[4]
SB_DQS[5]
SB_DQS[6]
SB_DQS[7]
SB_MA[0]
SB_MA[1]
SB_MA[2]
SB_MA[3]
SB_MA[4]
SB_MA[5]
SB_MA[6]
SB_MA[7]
SB_MA[8]
SB_MA[9]
SB_MA[10]
SB_MA[11]
SB_MA[12]
SB_MA[13]
SB_MA[14]
SB_MA[15]
M3
V7
V6
M2
AB8
AD6
AC7
AD1
M_B_DM0
D4
M_B_DM1
E1
M_B_DM2
H3
M_B_DM3
K1
M_B_DM4
AH1
M_B_DM5
AL2
M_B_DM6
AR4
M_B_DM7
AT8
M_B_DQS#0
D5
M_B_DQS#1
F4
M_B_DQS#2
J4
M_B_DQS#3
L4
M_B_DQS#4
AH2
M_B_DQS#5
AL4
M_B_DQS#6
AR5
M_B_DQS#7
AR8
M_B_DQS0
C5
M_B_DQS1
E3
M_B_DQS2
H4
M_B_DQS3
M5
M_B_DQS4
AG2
M_B_DQS5
AL5
M_B_DQS6
AP5
M_B_DQS7
AR7
M_B_A0
U5
M_B_A1
V2
M_B_A2
T5
M_B_A3
V3
M_B_A4
R1
M_B_A5
T8
M_B_A6
R2
M_B_A7
R6
M_B_A8
R4
M_B_A9
R5
M_B_A10
AB5
M_B_A11
P3
M_B_A12
R3
M_B_A13
AF7
M_B_A14
P5
M_B_A15
N1
M_B_CLK0 16
M_B_CLK0# 16
M_B_CKE0 16
M_B_CLK1 16
M_B_CLK1# 16
M_B_CKE1 16
M_B_CS#0 16
M_B_CS#1 16
M_B_ODT0 16
M_B_ODT1 16
M_B_DM[7:0] 16,17
M_B_DQS#[7:0] 16,17
M_B_DQS[7:0] 16,17
M_B_A[15:0] 16,17
PZ98927-3641-01F
PZ98927-3641-01F
PZ98927-3641-01F
PZ98927-3641-01F
A A
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
CPU 2/4(DDR)
CPU 2/4(DDR)
CPU 2/4(DDR)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
55 4 Monday, September 13, 2010
55 4 Monday, September 13, 2010
55 4 Monday, September 13, 2010
of
of
of
5
U33F
AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AF35
AF34
AF33
AF32
AF31
AF30
AF29
AF28
AF27
AF26
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
Y35
Y34
Y33
Y32
Y31
Y30
Y29
Y28
Y27
Y26
V35
V34
V33
V32
V31
V30
V29
V28
V27
V26
U35
U34
U33
U32
U31
U30
U29
U28
U27
U26
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
P35
P34
P33
P32
P31
P30
P29
P28
P27
P26
U33F
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100
PZ98927-3641-01F
PZ98927-3641-01F
1.1V RAIL POWER
1.1V RAIL POWER
CPU CORE SUPPLY
CPU CORE SUPPLY
POWER
POWER
PROC_DPRSLPVR
CPU VIDS
CPU VIDS
VTT_SELECT
VCC_SENSE
VSS_SENSE
VSS_SENSE_VTT
SENSE LINES
SENSE LINES
VTT0_1
VTT0_2
VTT0_3
VTT0_4
VTT0_5
VTT0_6
VTT0_7
VTT0_8
VTT0_9
VTT0_10
VTT0_11
VTT0_12
VTT0_13
VTT0_14
VTT0_15
VTT0_16
VTT0_17
VTT0_18
VTT0_19
VTT0_20
VTT0_21
VTT0_22
VTT0_23
VTT0_24
VTT0_25
VTT0_26
VTT0_27
VTT0_28
VTT0_29
VTT0_30
VTT0_31
VTT0_32
VTT0_33
VTT0_34
VTT0_35
VTT0_36
VTT0_37
VTT0_38
VTT0_39
VTT0_40
VTT0_41
VTT0_42
VTT0_43
VTT0_44
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
ISENSE
VTT_SENSE
C660
AH14
AH12
AH11
AH10
J14
J13
H14
H12
G14
G13
G12
G11
F14
F13
F12
F11
E14
E12
D14
D13
D12
D11
C14
C13
C12
C11
B14
B12
A14
A13
A12
A11
AF10
AE10
AC10
AB10
Y10
W10
U10
T10
J12
J11
J16
J15
AN33
PSI#
AK35
AK33
AK34
AL35
AL33
AM33
AM35
AM34
G15
AN35
AJ34
AJ35
B15
A15
C660
10U
10U
X5R
X5R
C659
C659
10U
10U
X5R
X5R
C652
C652
*22U_NC
*22U_NC
X5R
X5R
X5R
X5R
VID0
VID1
VID2
VID3
VID4
VID5
VID6
PM_DPRSLPVR_R DPRSLPVR
H_VTTVID1=Low, 1.1V
H_VTTVID1=High, 1.05V
VCC_SENSE_R
VSS_SENSE_R
Note:
Place A and B near CPU
Route VCCSENSE and VSSENSE trace at
27.4 ohms, 7 mils spacing.
CPU Core Power
+VCC_CORE
ARD:48A
CFD:52A
D D
C C
B B
AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)
A A
4
+1.1V_RUN_VTT
C41
C41
C653
C653
10U
10U
*10U_NC
*10U_NC
X5R
X5R
X5R
X5R
X5R
X5R
5. Change PN for EOD
C180
C180
C655
C655
10U
10U
*10U_NC
*10U_NC
X5R
X5R
X5R
X5R
64.
C671
C671
C164
C164
22U
22U
22U
22U
X5R
X5R
X5R
X5R
9.
+1.1V_RUN_VTT
C103
C103
22U
22U
X5R
X5R
A
R101 *0_short R101 *0_short
R95 *0_short R95 *0_short
B
C122
C122
22U
22U
H_PSI# 43
VID0 43
VID1 43
VID2 43
VID3 43
VID4 43
VID5 43
VID6 43
H_VTTVID1 30,45
I_MON 43
VTT_SENSE 45
VSS_SENSE_VTT 45
63.
C656
C656
C36
C36
*10U_NC
*10U_NC
*10U_NC
*10U_NC
X5R
X5R
C681
C681
*10U_NC
*10U_NC
X5R
X5R
R297 *0_short R297 *0_short
+VCC_CORE
1 2
R100
R100
100/F
100/F
1%
1%
1 2
R94
R94
100/F
100/F
1%
1%
FOR SW GFX
C234
C234
330U/2V_SW
330U/2V_SW
C687
C687
22U/6.3V/X5R_SW
22U/6.3V/X5R_SW
C217
C217
10U/6.3V/X5R_SW
10U/6.3V/X5R_SW
C218
C218
22U/6.3V/X5R_SW
22U/6.3V/X5R_SW
5. Change PN for EOD
C219
C219
10U/6.3V/X5R_SW
10U/6.3V/X5R_SW
+1.1V_RUN_VTT
X5R
X5R
DPRSLPVR 43
VCCSENSE 43
VSSSENSE 43
Note:
For Validating IMVP VR R483 should be STUFF
and R2N1 NO_STUFF
+VCC_iGPU_CORE
+
+
R143 0_DIS R143 0_DIS
+1.1V_RUN_VTT
X6S
X6S
C131
C131
C40
C40
22U
22U
22U
22U
X5R
X5R
+
+
C688
C688
*330U/2V_NC
*330U/2V_NC
11.
C685
C685
22U/6.3V/X5R_SW
22U/6.3V/X5R_SW
C686
C686
10U/6.3V/X5R_SW
10U/6.3V/X5R_SW
C85
C85
C668
C668
22U
22U
22U
22U
X6S
X6S
C152
C152
22U
22U
X5R
X5R
X5R
X5R
VID0
VID1
VID2
VID3
VID4
VID5
VID6
DPRSLPVR
H_PSI#
22A
C654
C654
22U
22U
3
2
1
AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)
U33G
U33G
AT21
R3301KR330
1K
R331
R331
*1K_NC
*1K_NC
AT19
AT18
AT16
AR21
AR19
AR18
AR16
AP21
AP19
AP18
AP16
AN21
AN19
AN18
AN16
AM21
AM19
AM18
AM16
AL21
AL19
AL18
AL16
AK21
AK19
AK18
AK16
AJ21
AJ19
AJ18
AJ16
AH21
AH19
AH18
AH16
J24
J23
H25
K26
J27
J26
J25
H27
G28
G27
G26
F26
E26
E25
R3271KR327
1K
R328
R328
*1K_NC
*1K_NC
VAXG1
VAXG2
VAXG3
VAXG4
VAXG5
VAXG6
VAXG7
VAXG8
VAXG9
VAXG10
VAXG11
VAXG12
VAXG13
VAXG14
VAXG15
VAXG16
VAXG17
VAXG18
VAXG19
VAXG20
VAXG21
VAXG22
VAXG23
VAXG24
VAXG25
VAXG26
VAXG27
VAXG28
VAXG29
VAXG30
VAXG31
VAXG32
VAXG33
VAXG34
VAXG35
VAXG36
VTT1_45
VTT1_46
VTT1_47
VTT1_48
VTT1_49
VTT1_50
VTT1_51
VTT1_52
VTT1_53
VTT1_54
VTT1_55
VTT1_56
VTT1_57
VTT1_58
PZ98927-3641-01F
PZ98927-3641-01F
R3241KR324
1K
R325
R325
*1K_NC
*1K_NC
GRAPHICS
GRAPHICS
FDI PEG & DMI
FDI PEG & DMI
+1.1V_RUN_VTT
R320
R320
*1K_NC
*1K_NC
R3211KR321
1K
VSSAXG_SENSE
SENSE
LINES
SENSE
LINES
GFX_DPRSLPVR
GRAPHICS VIDs
GRAPHICS VIDs
POWER
POWER
DDR3 - 1.5V RAILS
DDR3 - 1.5V RAILS
1.1V 1.8V
1.1V 1.8V
R317
R317
R3101KR310
*1K_NC
*1K_NC
1K
R311
R311
R3181KR318
*1K_NC
*1K_NC
1K
VAXG_SENS E
GFX_VID[0]
GFX_VID[1]
GFX_VID[2]
GFX_VID[3]
GFX_VID[4]
GFX_VID[5]
GFX_VID[6]
GFX_VR_EN
GFX_IMON
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15
VDDQ16
VDDQ17
VDDQ18
VTT0_59
VTT0_60
VTT0_61
VTT0_62
VTT1_63
VTT1_64
VTT1_65
VTT1_66
VTT1_67
VTT1_68
VCCPLL1
VCCPLL2
VCCPLL3
R307
R307
*1K_NC
*1K_NC
R3081KR308
1K
AR22
AT22
AM22
AP22
AN22
AP23
AM23
AP24
AN24
AR25
AT25
AM24
AJ1
AF1
AE7
AE4
AC1
AB7
AB4
Y1
W7
W4
U1
T7
T4
P1
N7
N4
L1
H1
P10
N10
L10
K10
J22
J20
J18
H21
H20
H19
L26
L27
M26
R3001KR300
1K
R303
R303
*1K_NC
*1K_NC
X5R
X5R
9.
X5R
X5R
R105
R105
*1K_NC
*1K_NC
R3051KR305
1K
VCC_AXG_SENSE 49
VSS_AXG_SENSE 49
GFX_VID0 49
GFX_VID1 49
GFX_VID2 49
GFX_VID3 49
GFX_VID4 49
GFX_VID5 49
GFX_VID6 49
C92
C187
C187
1U
1U
X5R
X5R
X5R
X5R
X5R
X5R
C88
C88
1U
1U
C92
C93
C93
1U
1U
1U
1U
X5R
X5R
X5R
X5R
X5R
X5R
C183
C183
C179
C179
22U
22U
22U
22U
X5R
X5R
+1.1V_RUN_VTT
C91
C91
C651
C651
10U
10U
*10U_NC
*10U_NC
5. Change PN for EOD
X5R
X5R
+1.1V_RUN_VTT
C664
C664
C684
C684
*22U_NC
*22U_NC
22U
22U
X5R
X5R
C87
C87
C90
C90
2.2U
2.2U
1U
1U
X5R
X5R
X5R
X5R
X5R
X5R
+1.5V_SUS_CPU +1.5V_SUS
R49 *0_NC R49 *0_NC
R51 *0_NC R51 *0_NC
R52 *0_NC R52 *0_NC
R58 *0_NC R58 *0_NC
C189
C189
1U
1U
X5R
X5R
+1.8V_RUN
C89
C89
4.7U
4.7U
X5R
X5R
+1.5V_SUS_CPU
C94
C94
1U
1U
C98
C98
22U
22U
R421 4.7K_SW R421 4.7K_SW
GFX_EN 49
R134 1K_DIS R134 1K_DIS
+
+
C130
C130
330U
330U
S3 Power reduce
+VCC_CORE
C722
C722
C349
C352
C352
22U
22U
C176
C176
22U
22U
X6S
X6S
C682
C682
22U
22U
X6S
X6S
C678
C678
22U
22U
X6S
X6S
C149
C149
22U
22U
C663
C663
*10U_NC
*10U_NC
X5R
X5R
C349
22U
22U
22U
22U
C115
C115
22U
22U
X6S
X6S
X6S
X6S
C672
C672
22U
22U
X6S
X6S
X6S
X6S
C680
C680
C676
C676
22U
22U
22U
22U
X6S
X6S
X6S
X6S
C185
C185
C670
C670
22U
22U
22U
22U
C120
C120
*10U_NC
*10U_NC
X5R
X5R
S3 Power reduce
876
9
4
Q13
Q13
FDMS7670
FDMS7670
2
351
R85 220 R85 220
+1.5V_SUS_CPU +1.5V_SUS
R70 *0_short R70 *0_short
1 2
C177
C177
*0.1U_NC
*0.1U_NC
16
16
3
1 2
C109 0.1U 16 Y5VC109 0.1U 16 Y5V
1 2
C84 0.1U16 Y5VC84 0.1U 16 Y5V
1 2
C100 0.1U 16 Y5VC100 0.1U 16 Y5V
1 2
C104 0.1U 16 Y5VC104 0.1U 16 Y5V
1 2
GFXVR_IMON 49
62
X02-15
C127
C127
22U
22U
C116
C116
22U
22U
X6S
X6S
C675
C675
22U
22U
X6S
X6S
C683
C683
22U
22U
X6S
X6S
X6S
X6S
C114
C114
22U
22U
C119
C119
*10U_NC
*10U_NC
X5R
X5R
2
Q21
Q21
BSS138-7-F
BSS138-7-F
C117
C117
22U
22U
C677
C677
22U
22U
C301
C301
22U
22U
C667
C667
22U
22U
C175
C175
22U
22U
X5R
X5R
1
C342
C342
22U
22U
C171
C171
22U
22U
X6S
X6S
C679
C679
22U
22U
X6S
X6S
C118
C118
22U
22U
X6S
X6S
C173
C173
22U
22U
C662
C662
*10U_NC
*10U_NC
PS_S3CNTRL_S 8
PS_S3CNTRL 8
C666
C666
22U
22U
X6S
X6S
C669
C669
22U
22U
X6S
X6S
C673
C673
C184
C184
22U
22U
22U
22U
X6S
X6S
X6S
X6S
C172
C172
C174
C174
22U
22U
22U
22U
stiching cap
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
CPU 3/4(POWER)
CPU 3/4(POWER)
CPU 3/4(POWER)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
65 4 Monday, September 13, 2010
65 4 Monday, September 13, 2010
65 4 Monday, September 13, 2010
of
of
of
VSS
VSS
5
U33I
U33I
K27
VSS161
K9
VSS162
K6
VSS163
K3
VSS164
J32
VSS165
J30
VSS166
J21
VSS167
J19
VSS168
H35
VSS169
H32
VSS170
H28
VSS171
H26
VSS172
H24
VSS173
H22
VSS174
H18
VSS175
H15
VSS176
H13
VSS177
H11
VSS178
H8
VSS179
H5
VSS180
H2
VSS181
G34
VSS182
G31
VSS183
G20
VSS184
G9
VSS185
G6
VSS186
G3
VSS187
F30
VSS188
F27
VSS189
F25
VSS190
F22
VSS191
F19
VSS192
F16
VSS193
E35
VSS194
E32
VSS195
E29
VSS196
E24
VSS197
E21
VSS198
E18
VSS199
E13
VSS200
E11
VSS201
E8
VSS202
E5
VSS203
E2
VSS204
D33
VSS205
D30
VSS206
D26
VSS207
D9
VSS208
D6
VSS209
D3
VSS210
C34
VSS211
C32
VSS212
C29
VSS213
C28
VSS214
C24
VSS215
C22
VSS216
C20
VSS217
C19
VSS218
C16
VSS219
B31
VSS220
B25
VSS221
B21
VSS222
B18
VSS223
B17
VSS224
B13
VSS225
B11
VSS226
B8
VSS227
B6
VSS228
B4
VSS229
A29
VSS230
A27
VSS231
A23
VSS232
A9
VSS233
PZ98927-3641-01F
PZ98927-3641-01F
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
AE34
AE33
AE32
AE31
AE30
AE29
AE28
AE27
AE26
AE6
AD10
AC8
AC4
AC2
AB35
AB34
AB33
AB32
AB31
AB30
AB29
AB28
AB27
AB26
AB6
AA10
Y8
Y4
Y2
W35
W34
W33
W32
W31
W30
W29
W28
W27
W26
W6
V10
U8
U4
U2
T35
T34
T33
T32
T31
T30
T29
T28
T27
T26
T6
R10
P8
P4
P2
N35
N34
N33
N32
N31
N30
N29
N28
N27
N26
N6
M10
L35
L32
L29
L8
L5
L2
K34
K33
K30
AUBURNDALE/CLARKSFIELD PROCESSOR (GND) AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)
U33H
U33H
AT20
VSS1
AT17
VSS2
AR31
VSS3
AR28
VSS4
AR26
VSS5
AR24
VSS6
AR23
VSS7
AR20
VSS8
AR17
VSS9
AR15
VSS10
AR12
VSS11
AR9
VSS12
AR6
AP20
AP17
AP13
AP10
AN34
AN31
AN23
AN20
AN17
AM29
AM27
AM25
AM20
AM17
AM14
AM11
AL34
AL31
AL23
AL20
AL17
AL12
AK29
AK27
AK25
AK20
AK17
AJ31
AJ23
AJ20
AJ17
AJ14
AJ11
AH35
AH34
AH33
AH32
AH31
AH30
AH29
AH28
AH27
AH26
AH20
AH17
AH13
AG10
AE35
AR3
AP7
AP4
AP2
AM8
AM5
AM2
AL9
AL6
AL3
AJ8
AJ5
AJ2
AH9
AH6
AH3
AF8
AF4
AF2
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
PZ98927-3641-01F
PZ98927-3641-01F
D D
C C
B B
VSS
VSS
NCTF
NCTF
4
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
VSS_NCTF4
VSS_NCTF5
VSS_NCTF6
VSS_NCTF7
AT35
AT1
AR34
B34
B2
B1
A35
Processor Generated SO-DIMM VREFDQ (M3)
+M_VREF_DQ_DIMM0
+M_VREF_DQ_DIMM1
Need to separate ARD/CLD.
TP24TP24
TP22TP22
TP19TP19
3
R53 *0_short R53 *0_short
R55 *0_short R55 *0_short
TP21TP21
TP20TP20
CFG0
CFG3
CFG4
CFG7
AP25
AL25
AL24
AL22
AJ33
AM30
AM28
AP31
AL32
AL30
AM31
AN29
AM32
AK32
AK31
AK28
AJ28
AN30
AN32
AJ32
AJ29
AJ30
AK30
AG9
M27
L28
J17
H17
G25
G17
E31
E30
H16
B19
A19
A20
B20
U9
T9
AC9
AB9
C1
A3
J29
J28
A34
A33
C35
B35
U33E
U33E
RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
RSVD7
RSVD8
SA_DIMM_VREF
SB_DIMM_VREF
RSVD11
RSVD12
RSVD13
RSVD14
CFG[0]
CFG[1]
CFG[2]
CFG[3]
CFG[4]
CFG[5]
CFG[6]
CFG[7]
CFG[8]
CFG[9]
CFG[10]
CFG[11]
CFG[12]
CFG[13]
CFG[14]
CFG[15]
CFG[16]
CFG[17]
RSVD_TP_86
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
RSVD21
RSVD22
RSVD_NCTF_23
RSVD_NCTF_24
RSVD26
RSVD27
RSVD_NCTF_28
RSVD_NCTF_29
RSVD_NCTF_30
RSVD_NCTF_31
PZ98927-3641-01F
PZ98927-3641-01F
RSVD_NCTF_37
RSVD_NCTF_40
RSVD_NCTF_41
RSVD_NCTF_42
RSVD_NCTF_43
RSVD_NCTF_54
RSVD_NCTF_55
RSVD_NCTF_56
RSVD_NCTF_57
RSVD_TP_59
RSVD_TP_60
RESERVED
RESERVED
SA_CK[2]
SA_CK#[2]
SA_CKE[2]
SA_CS#[2]
SA_ODT[2]
SA_CK[3]
SA_CK#[3]
SA_CKE[3]
SA_CS#[3]
SA_ODT[3]
SB_CK[2]
SB_CK#[2]
SB_CKE[2]
SB_CS#[2]
SB_ODT[2]
SB_CK[3]
SB_CK#[3]
SB_CKE[3]
SB_CS#[3]
SB_ODT[3]
RSVD32
RSVD33
RSVD34
RSVD35
RSVD36
RSVD38
RSVD39
RSVD45
RSVD46
RSVD47
RSVD48
RSVD49
RSVD50
RSVD51
RSVD52
RSVD53
RSVD58
RSVD62
RSVD63
RSVD64
RSVD65
2
AJ13
AJ12
AH25
AK26
AL26
AR2
AJ26
AJ27
AP1
AT2
AT3
AR1
AL28
AL29
AP30
AP32
AL27
AT31
AT32
AP33
AR33
AT33
AT34
AP35
AR35
AR32
E15
F15
A2
KEY
D15
C15
AJ15
AH15
AA5
AA4
R8
AD3
AD2
AA2
AA1
R9
AG7
AE3
V4
V5
N2
AD5
AD7
W3
W2
N3
AE5
AD9
AP34
VSS
TP11TP11
TP10TP10
M_A_CLK2 15
M_A_CLK2# 15
M_A_CKE2 15
M_A_CS# 2 15
M_A_ODT2 15
M_A_CLK3 15
M_A_CLK3# 15
M_A_CKE3 15
M_A_CS# 3 15
M_A_ODT3 15
M_B_CLK2 17
M_B_CLK2# 17
M_B_CKE2 17
M_B_CS# 2 17
M_B_ODT2 17
M_B_CLK3 17
M_B_CLK3# 17
M_B_CKE3 17
M_B_CS# 3 17
M_B_ODT3 17
1
CFG4
CFG4
R114 *3.01K/F_NC R114 *3.01K/F_NC
CFG0
The Clarkfield processor's PCI Express interface may
not meet PCI Express 2.0 jitter specifications. Intel
recommends placing a 3.01K +/- 5% pull down resistor to
VSS on CFG[7] pin for both rPGA and BGA components.
This pull down resistor should be removed when this
issue is fixed.
A A
5
CFG3
CFG7
R129 *3.01K/F_NC R129 *3.01K/F_NC
R115 *3.01K/F_NC R115 *3.01K/F_NC
R106 *3.01K/F_NC R106 *3.01K/F_NC
4
(Display Port
Presence)
CFG0
(PCI-Epress
Configuration Select)
CFG3
(PCI-Epress Static
Lane Reversal)
CFG7
Clarksfield (only for
early samples pre-ES1)
Disabled; No Physical Display Port
attached to Embedded Diplay Port
10
Single PEG
Normal Operation Lane Numbers Reversed
Common motherboard design For early samples pre-ES1 CFD
3
Enabled; An external Display port
device is connected to the Embedded
Display port
Bifurcation enabled
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
CPU 4/4( GND_RESV)
CPU 4/4( GND_RESV)
CPU 4/4( GND_RESV)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
75 4 Monday, September 13, 2010
75 4 Monday, September 13, 2010
75 4 Monday, September 13, 2010
of
of
of
5
IBEX PEAK-M (DMI,FDI,GPIO)
U37C
U37C
ICH_LAN_RST#
PM_BATLOW#
PM_RI#
1 2
1 2
+3.3V_SUS
BC24
BJ22
AW20
BJ20
BD24
BG22
BA20
BG20
BE22
BF21
BD20
BE18
BD22
BH21
BC20
BD18
BH25
BF25
T6
M6
B17
K5
A10
D9
C16
M1
P5
P7
A6
F14
+3.3V_RUN
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN
DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP
DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN
DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP
DMI_ZCOMP
DMI_IRCOMP
SYS_RESET#
SYS_PWROK
PWROK
MEPWROK
LAN_RST#
DRAMPWROK
RSMRST#
SUS_PWR_ACK / GPIO30
PWRBTN#
ACPRESENT / GPIO31
BATLOW# / GPIO72
RI#
DMI
DMI
S3 Power reduce
SIO_SLP_S3#
DMI_RXN0 4
DMI_RXN1 4
DMI_RXN2 4
DMI_RXN3 4
DMI_RXP0 4
D D
C C
B B
A A
DMI_RXP1 4
DMI_RXP2 4
DMI_RXP3 4
DMI_TXN0 4
DMI_TXN1 4
DMI_TXN2 4
DMI_TXN3 4
DMI_TXP0 4
DMI_TXP1 4
DMI_TXP2 4
DMI_TXP3 4
R227 49.9/F
+1.05V_RUN
PCH_PWRGD 30
PM_DRAM_PWRGD 4
PCH_RSMRST# 30
SUS_PWR_ACK 30
SIO_PWRBTN# 30
AC_PRESENT 30
+3.3V_SUS
+3.3V_SUS
PCH_RSMRST#
ICH_LAN_RST#
PCH_PWRGD
R227 49.9/F
SIO_PWRBTN#
R436 8.2K R436 8.2K
R199 10K R199 10K
Delete SIO_PWRBTN# pull up.
PCIE_WAKE#
CLKRUN#
XDP_DBRESET#
DMI_COMP
1%
1%
XDP_DBRESET#
PCH_RSMRST#
R170 *0_short R170 *0_short
1 2
1 2
R474 10K R474 10K
R443 10K R443 10K
R481 10K R481 10K
R193 1K R193 1K
R413 8.2K R413 8.2K
R167 10K R167 10K
4
FDI_TXN0_R
BA18
FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7
FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7
FDI_IN T
FDI_FSYNC0
FDI
FDI
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1
WAKE#
CLKRUN# / GPIO32
SUS_STAT# / GPIO61
SUSCLK / GPIO62
SLP_S5# / GPIO63
SLP_S4#
SLP_S3#
SLP_M#
System Power Management
System Power Management
PMSYNCH
SLP_LAN#
R146
R146
*10K_NC
*10K_NC
TP23
2
BH17
BD16
BJ16
BA16
BE14
BA14
BC12
BB18
BF17
BC16
BG16
AW16
BD14
BB14
BD12
BJ14
BF13
BH13
BJ12
BG14
J12
Y1
P8
F3
E4
H7
P12
K8
N2
BJ10
F6
+5V_ALW
FDI_TXN1_R
FDI_TXN2_R
FDI_TXN3_R
FDI_TXN4_R
FDI_TXN5_R
FDI_TXN6_R
FDI_TXN7_R
FDI_TXP0_R
FDI_TXP1_R
FDI_TXP2_R
FDI_TXP3_R
FDI_TXP4_R
FDI_TXP5_R
FDI_TXP6_R
FDI_TXP7_R
FDI_INT_R
FDI_FSYNC0_R
FDI_FSYNC1_R
FDI_LSYNC0_R
FDI_LSYNC1_R
PCIE_WAKE#
CLKRUN#
RSV_LPCPD#
SUSCLK
SLP_S5#_R
SLP_S4#
R171 *0_short R171 *0_short
1 2
R98
R98
10K
10K
PS_S3CNTRL
3
Q22
Q22
BSS138-7-F
BSS138-7-F
1
R434 0_SW R434 0_SW
3
1
RP13 0_SW RP13 0_SW
3
1
RP14 0_SW RP14 0_SW
PCIE_WAKE# 36,37
CLKRUN# 30
TP12TP12
TP38TP38
R160 *0_short R160 *0_short
TP14TP14
SIO_SLP_S3#
SLP_M# 30
PM_SYNC 4
TP13TP13
PS_S3CNTRL 6
FDI_TXN0_R
FDI_TXP0_R
FDI_TXN1_R
FDI_TXP1_R
FDI_TXN2_R
FDI_TXP2_R
FDI_TXN3_R
FDI_TXP3_R
FDI_TXN4_R
FDI_TXP4_R
FDI_TXN5_R
FDI_TXP5_R
FDI_TXN6_R
FDI_TXP6_R
FDI_TXN7_R
FDI_TXP7_R
4
2
4
2
PS_S3CNTRL
RP19 0_SW RP19 0_SW
RP35 0_SW RP35 0_SW
RP18 0_SW RP18 0_SW
RP34 0_SW RP34 0_SW
RP20 0_SW RP20 0_SW
RP17 0_SW RP17 0_SW
RP16 0_SW RP16 0_SW
RP15 0_SW RP15 0_SW
FDI_INT 4
SIO_SLP_S5# 30
Q16
Q16
BSS138-7-F
BSS138-7-F
2
3
1
1
3
1
3
1
3
1
3
1
3
1
3
1
3
FDI_FSYNC0 4
FDI_LSYNC0 4
FDI_FSYNC1 4
FDI_LSYNC1 4
SIO_SLP_S3# 30
+15V_ALW
PR17
PR17
100K
100K
3
1
4
2
2
4
2
4
2
4
2
4
2
4
2
4
2
4
X7R
X7R
3
C182
C182
*0.01U_NC
*0.01U_NC
25
25
FDI_TXN0 4
FDI_TXP0 4
FDI_TXN1 4
FDI_TXP1 4
FDI_TXN2 4
FDI_TXP2 4
FDI_TXN3 4
FDI_TXP3 4
FDI_TXN4 4
FDI_TXP4 4
FDI_TXN5 4
FDI_TXP5 4
FDI_TXN6 4
FDI_TXP6 4
FDI_TXN7 4
FDI_TXP7 4
PS_S3CNTRL_S 6
PANEL_BKEN 30
INT_LCD_PWM 28
INT_LCD_DDCCLK 39
INT_LCD_DDCDAT 39
INT_LCD_ACLKN 39
INT_LCD_ACLKP 39
INT_LCD_A0N 39
INT_LCD_A1N 39
INT_LCD_A2N 39
INT_LCD_A0P 39
INT_LCD_A1P 39
INT_LCD_A2P 39
INT_LCD_BCLKN 39
INT_LCD_BCLKP 39
INT_LCD_B0N 39
INT_LCD_B1N 39
INT_LCD_B2N 39
INT_LCD_B0P 39
INT_LCD_B1P 39
INT_LCD_B2P 39
CRT Disable:
CRT_RED
CRT_GREEN
CRT_BLUE
CRT_HSYCN
CRT_VSYNC
Leave as NO CONNECT (floating).
INT_DP_HPD_R
R276 0_SW R276 0_SW
INT_ENVDD 28
R248 2.37K/F R248 2.37K/F
IBEX PEAK-M (LVDS,DDI)
INT_BKEN
T48
INT_ENVDD
T47
R273
R273
1K
1K
0.50%
0.50%
AB48
AB46
AP39
AP41
AT43
AT42
AV53
AV51
BB47
BA52
AY48
AV47
BB48
BA50
AY49
AV48
AP48
AP47
AY53
AT49
AU52
AT53
AY51
AT48
AU50
AT51
AA52
AB53
AD53
AD48
AB51
Y48
Y45
V48
V51
V53
Y53
Y51
INT_LCD_DDCCLK
INT_LCD_DDCDAT
INT_L_CTRL_CLK
INT_L_CTRL_DATA
16 X01
0423>Delete HPD for PCH
31 X01
R225 0_SW R225 0_SW
R315
R315
100K
100K
2
U37D
U37D
L_BKLTEN
L_VDD_EN
L_BKLTCTL
L_DDC_CLK
L_DDC_DATA
L_CTRL_CLK
L_CTRL_DATA
LVD_IBG
LVD_VBG
LVD_VREFH
LVD_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3
LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3
CRT_BLUE
CRT_GREEN
CRT_RED
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_VSYNC
DAC_IREF
CRT_IRTN
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
SDVO_INTN
SDVO_INTP
DDPB_AUXN
DDPB_AUXP
DDPB_HPD
DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P
DDPC_AUXN
DDPC_AUXP
DDPC_HPD
DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_AUXN
DDPD_AUXP
DDPD_HPD
DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P
BJ46
BG46
BJ48
BG48
BF45
BH45
T51
T53
BG44
BJ44
AU38
BD42
BC42
BJ42
BG42
BB40
BA40
AW38
BA38
Y49
AB49
BE44
BD44
AV40
BE40
BD40
BF41
BH41
BD38
BC38
BB36
BA36
U50
U52
BC46
BD46
AT38
BJ40
BG40
BJ38
BG38
BF37
BH37
BE36
BD36
SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_CTRLCLK
SDVO_CTRLDATA
LVDS
LVDS
DDPC_CTRLCLK
DDPC_CTRLDATA
Digital Display Interface
Digital Display Interface
DDPD_CTRLCLK
DDPD_CTRLDATA
CRT
CRT
INT_DP_HPD 22,36
1
16 X01
0423>Delete HDMI from PCH
INT_DP_HPD_R
INT_DP_TXN0 41
INT_DP_TXP0 41
INT_DP_TXN1 41
INT_DP_TXP1 41
INT_DP_TXN2 41
INT_DP_TXP2 41
INT_DP_TXN3 41
INT_DP_TXP3 41
Display port D
23 X01
INT_DP_SCL
INT_DP_SDA
INT_LCD_DDCCLK
INT_LCD_DDCDAT
INT_L_CTRL_CLK
INT_L_CTRL_DATA
INT_BKEN
INT_ENVDD
INT_DP_HPD_R
R272 2.2K_SW R272 2.2K_SW
R288 2.2K_SW R288 2.2K_SW
R287 2.2K_SW R287 2.2K_SW
R271 2.2K_SW R271 2.2K_SW
R277 10K_SW R277 10K_SW
R290 10K_SW R290 10K_SW
R268 100K_SW R268 100K_SW
R269 100K_SW R269 100K_SW
65 X01
R314 *10K_NC R314 *10K_NC
INT_DP_SCL 41
INT_DP_SDA 41
INT_AUX_SINKN 41
INT_AUX_SINKP 41
1 2
1 2
1 2
1 2
1 2
1 2
+3.3V_RUN
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
PCH 1/6 (DMI_VIDEO)
PCH 1/6 (DMI_VIDEO)
PCH 1/6 (DMI_VIDEO)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
85 4 Monday, September 13, 2010
85 4 Monday, September 13, 2010
85 4 Monday, September 13, 2010
of
of
of
5
4
3
2
1
+RTC_CELL
RTC Circuitry
D D
R480
R480
1M/F
1M/F
ICH_AZ_CODEC_BITCLK 36
C C
ICH_AZ_CODEC_SYNC 36
ICH_AZ_CODEC_RST# 30,36
ICH_AZ_CODEC_SDOUT 36
Place all series terms close to PCH except for SDIN input
lines,which should be close to source.Placement of R773, R775,
R776 & R777 should equal distance to the T split trace point.
Basically, keep the same distance from T for all series
termination resistors.
R484 20K/F R484 20K/F
R508 33 R508 33
C740
C740
*27P/50V_NC
*27P/50V_NC
50
50
R488 33 R488 33
R509 33 R509 33
R507 33 R507 33
C728
C728
1uF
1uF
X5R
X5R
ACZ_BIT_CLK
ACZ_SYNC
ACZ_RST#
ACZ_SDOUT
Flash Descriptor Security Override
Low = Enabled
GPIO33
High = Disabled
R240 *1K_NC R240 *1K_NC
1 2
B B
(Internal 20K/F pull high to +3.3V_RUN)
Note : GPIO33 is a signal used for Flash
Descriptor Security Override/ME Debug
Mode.This signal should be only asserted
lowthrough an external pull-down in
manufacturing or debug environments
ONLY.
R467 20K/F R467 20K/F
C720
C720
1uF
1uF
X5R
X5R
INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs
0 ohm resistor within 0.5 inch of pin
11 X01
0423>Follow EA to change
Need to change part and fp :BG332768461
Cap values depend on Xtal
C711
C711
15P/50V_4
15P/50V_4
COG
COG
15P/50V_4
15P/50V_4
COG
COG
PCH_GPIO33 30
KB_LED_DET 33
SPKR 36
1 2
R466 330K R466 330K
TP32TP32
TP33TP33
TP34TP34
TP36TP36
TP35TP35
ICH_AZ_CODEC_SDIN0 36
C691
C691
+RTC_CELL
W2
32.768KHZW232.768KHZ
SPI_CLK 32
SPI_CS0# 32
25. EOD change
R459
R459
10M
10M
ACZ_BIT_CLK
ACZ_SYNC
SPKR
ACZ_RST#
ACZ_SDOUT
PCH_GPIO33
PCH_JTAG_TCK_BUF
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAG_RST #
TP37TP37
SPI_SI 32
SPI_SO 32
IBEX PEAK-M (HDA,JTAG,SATA)
U37A
RTC_X1
RTC_X2
RTC_RST#
SRTC_RST#
SM_INTRUDER#
PCH_INVRMEN
TP15TP15
TP17TP17
TP16TP16
SPI_CLK
SPI_CS0#
SPI_CS1# PCH_GPIO33
SPI_SO
U37A
B13
RTCX1
D13
RTCX2
C14
RTCRST#
D17
SRTCRST#
A16
INTRUDER#
A14
INTVR MEN
A30
HDA_BCLK
D29
HDA_SYNC
P1
SPKR
C30
HDA_RST#
G30
HDA_SDIN0
F30
HDA_SDIN1
E32
HDA_SDIN2
F32
HDA_SDIN3
B29
HDA_SDO
H32
HDA_DOCK_EN# / GPIO33
J30
HDA_DOCK_RST# / GPIO13
M3
JTAG_TCK
K3
JTAG_TMS
K1
JTAG_TDI
J2
JTAG_TDO
J4
JTAG_RST#
BA2
SPI_CLK
AV3
SPI_CS0#
AY3
SPI_CS1#
AY1
SPI_MOSI
AV1
SPI_MISO
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
RTC IHDA
RTC IHDA
SPI JTAG
SPI JTAG
FWH0 / LAD0
FWH1 / LAD1
FWH2 / LAD2
FWH3 / LAD3
FWH4 / LFRAME#
LDRQ1# / GPIO23
LPC
LPC
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP
SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP
SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP
SATA4RXN
SATA4RXP
SATA4TXN
SATA
SATA
SATA4TXP
SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP
SATAICOMPO
SATAICOMPI
SATALED#
SATA0GP / GPIO21
SATA1GP / GPIO19
LDRQ0#
SERIRQ
D33
B33
C32
A32
C34
A34
F34
AB9
AK7
AK6
AK11
AK9
AH6
AH5
AH9
AH8
AF11
AF9
AF7
AF6
AH3
AH1
AF3
AF1
AD9
AD8
AD6
AD5
AD3
AD1
AB3
AB1
AF16
AF15
T3
Y9
V1
TP39TP39
TP18TP18
IRQ_SERIRQ
As close as PCH
SATAICOMPO
This signal is an open-drain output pin driven. An external
pull-up resistor to Vcc3_3 is required.
R163 10K/F R163 10K/F
R426 10K/F R426 10K/F
LPC_LAD0 30,36
LPC_LAD1 30,36
LPC_LAD2 30,36
LPC_LAD3 30,36
LPC_LFRAME# 30,36
IRQ_SERIRQ 30
SATA_RX0- 35
SATA_RX0+ 35
SATA_TX0- 35
SATA_TX0+ 35
SATA_RX1- 35
SATA_RX1+ 35
SATA_TX1- 35
SATA_TX1+ 35
ESATA_ITX_DRX_N4 36
ESATA_ITX_DRX_P4 36
ESATA_IRX_DTX_N4_C 36
ESATA_IRX_DTX_P4_C 36
SATA_RX5- 35
SATA_RX5+ 35
SATA_TX5- 35
SATA_TX5+ 35
R212 37.4/F 1%R212 37.4/F 1%
HDD0
ODD
37 X01
+1.05V_RUN
+3.3V_RUN
eSATA
HDD1
+3.3V_RUN
Place near connector
R429 *8.2K_NC R429 *8.2K_NC
R165 10K/F R165 10K/F
SPKR
IRQ_SERIRQ
No Reboot Strap
Low=Default
SPKR
High=No Reboot
5X01
0410>Reverse eSATA TX/RX
7X01
0413>Reverse SATA5 TX+/-
+3.3V_RUN
R417
R417
10K/F
10K/F
SATA_ACT# 34
R431 51 R431 51
A A
Note : Only pop when PCH is production
stage & need "JTAG boundary Scan".
Remember to depop XDP side Res.
5
PCH_JTAG_TCK_BUF
4
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
PCH 2/6 (SATA_SPI)
PCH 2/6 (SATA_SPI)
PCH 2/6 (SATA_SPI)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
95 4 Monday, September 13, 2010
95 4 Monday, September 13, 2010
95 4 Monday, September 13, 2010
of
of
of
5
4
3
2
1
IBEX PEAK-M (PCI,USB,NVRAM)
U37E
U37E
H40
AD0
N34
AD1
C44
AD2
A38
AD3
C36
AD4
J34
AD5
A40
AD6
D45
SMI#_R
AD7
E36
AD8
H48
AD9
E40
AD10
C40
AD11
M48
AD12
M45
AD13
F53
AD14
M40
AD15
M43
AD16
J36
AD17
K48
AD18
F40
AD19
C42
AD20
K46
AD21
M51
AD22
J52
AD23
K51
AD24
L34
AD25
F42
AD26
J40
AD27
G46
AD28
F44
AD29
M47
AD30
H36
AD31
J50
C/BE0#
G42
C/BE1#
H47
C/BE2#
G34
C/BE3#
G38
PIRQA#
H51
PIRQB#
B37
PIRQC#
A44
PIRQD#
F51
REQ0#
A46
REQ1# / GPIO50
B45
REQ2# / GPIO52
M53
REQ3# / GPIO54
F48
GNT0#
K45
GNT1# / GPIO51
F36
GNT2# / GPIO53
H53
GNT3# / GPIO55
B41
PIRQE# / GPIO2
K53
PIRQF# / GPIO3
A36
PIRQG# / GPIO4
A48
PIRQH# / GPIO5
K6
PCIRST#
E44
SERR#
E50
PERR#
A42
IRDY#
H44
PAR
F46
DEVSEL#
C46
FRAME#
D49
PLOCK#
D41
STOP#
C48
TRDY#
M7
PME#
D5
PLTRST#
N52
CLKOUT_PCI0
P53
CLKOUT_PCI1
P46
CLKOUT_PCI2
P51
CLKOUT_PCI3
P48
CLKOUT_PCI4
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
PCI
PCI
NV_DQ0 / NV_IO0
NV_DQ1 / NV_IO1
NV_DQ2 / NV_IO2
NV_DQ3 / NV_IO3
NV_DQ4 / NV_IO4
NV_DQ5 / NV_IO5
NV_DQ6 / NV_IO6
NV_DQ7 / NV_IO7
NV_DQ8 / NV_IO8
NV_DQ9 / NV_IO9
NV_DQ10 / NV_IO10
NV_DQ11 / NV_IO11
NVRAM
NVRAM
NV_DQ12 / NV_IO12
NV_DQ13 / NV_IO13
NV_DQ14 / NV_IO14
NV_DQ15 / NV_IO15
NV_WR#0_RE#
NV_WR#1_RE#
USB
USB
OC0# / GPIO59
OC1# / GPIO40
OC2# / GPIO41
OC3# / GPIO42
OC4# / GPIO43
OC6# / GPIO10
OC7# / GPIO14
D D
+3.3V_RUN
SMI#_R
PCH_IRQH_GPIO2
GPIO52
R285 8.2K R285 8.2K
R513 8.2K R513 8.2K
R514 8.2K R514 8.2K
1 2
36 X01
PCI_PIRQA#
PCI_PIRQB#
PCI_PIRQC#
PCI_PIRQD#
T8T8
SMI# 37
T2T2
T1T1
R284 22 R284 22
R275 22 R275 22
R291 22 R291 22
PCI_REQ0#
HDMI_PWR_CTRL
GPIO52
USB_MCARD1_DET#
PCI_GNT0#
PCI_GNT1#
PCI_GNT3#
PCH_IRQH_GPIO2
R8280 *0_short R8280 *0_short
BT_DET#
PCI_SERR#
PCI_PERR#
PCI_IRDY#
PCI_DEVSEL#
PCI_FRAME#
PCI_PLOCK#
PCI_STOP#
PCI_TRDY#
PCI_PLTRST#
CLK_LPC_DEBUG_R
CLK_PCI_8502_R CLK_PCI_8502
CLK_PCI_FB_R CLK_PCI_FB
C C
CLK_LPC_DEBUG 36
B B
CLK_PCI_8502 30
36 X01
26
HDMI_PWR_CTRL 40
USB_MCARD1_DET# 36
PCH_IRQH_GPIO2 35
INT_HDMI_HPD 40
CLK_LPC_DEBUG
BT_DET# 37
NV_CE#0
NV_CE#1
NV_CE#2
NV_CE#3
NV_DQS0
NV_DQS1
NV_ALE
NV_CLE
NV_RCOMP
NV_RB#
NV_WE#_CK0
NV_WE#_CK1
USBP0N
USBP0P
USBP1N
USBP1P
USBP2N
USBP2P
USBP3N
USBP3P
USBP4N
USBP4P
USBP5N
USBP5P
USBP6N
USBP6P
USBP7N
USBP7P
USBP8N
USBP8P
USBP9N
USBP9P
USBP10N
USBP10P
USBP11N
USBP11P
USBP12N
USBP12P
USBP13N
USBP13P
USBRBIAS#
USBRBIAS
OC5# / GPIO9
AY9
BD1
AP15
BD8
AV9
BG8
AP7
AP6
AT6
AT9
BB1
AV6
BB3
BA4
BE4
BB6
BD6
BB7
BC8
BJ8
BJ6
BG6
BD3
AY6
AU2
AV7
AY8
AY5
AV11
BF5
H18
J18
A18
C18
N20
P20
J20
L20
F20
G20
A20
C20
M22
N22
B21
D21
H22
J22
E22
F22
A22
C22
G24
H24
L24
M24
A24
C24
B25
D25
N16
J16
F16
L16
E14
G16
F12
T15
NV_ALE 11
NV_CLE 11
USBP0- 36
PUSB/ESATA
USBP0+ 36
USBP1- 37
Left Side USB
USBP1+ 37
USBP4- 36
Mini Card (WLAN)
USBP4+ 36
USBP5- 36
Mini Card (WWAN)
USBP5+ 36
USB port 6/7 are not support in HM55 .
They are only in PM 55
USBP8- 37
BT
USBP8+ 37
3D Panel Emitter.
USBP11- 28
Camera
USBP11+ 28
USBP12- 34
Touch Screen Module
USBP12+ 34
USB_BIAS
R487 22.6/F
R487 22.6/F
1%
1%
OC0#
OC1#
OC2#
OC3#
OC4#
OC5#
OC6#
OC7#
OC0# 36
OC1# 37
10 X01
X01 21
Mini_WWAN
Mini_WLAN
Card reader
Giga Bit LOM
9X01
17 X01
USB3.0
PCIE_RX6-/GLAN_RX- 36
PCIE_RX6+/GLAN_RX+ 36
PCIE_TX6-/GLAN_T X- 36
PCIE_TX6+/GLAN_TX+ 36
USB3.0
PCIE_RX1- 36
PCIE_RX1+ 36
PCIE_TX1- 36
PCIE_TX1+ 36
PCIE_RX2- 36
PCIE_RX2+ 36
PCIE_TX2- 36
PCIE_TX2+ 36
PCIE_RX4- 37
PCIE_RX4+ 37
PCIE_TX4- 37
PCIE_TX4+ 37
PCIE_RX5- 29
PCIE_RX5+ 29
PCIE_TX5- 29
PCIE_TX5+ 29
WLAN
Card reader
WWAN
Giga Bit LOM
10 X01
C734 0.1U/10V
C734 0.1U/10V
1 2
C732 0.1U/10V
C732 0.1U/10V
1 2
X7R
X7R
X7R
X7R
C336 0.1U/10V
C336 0.1U/10V
1 2
C319 0.1U/10V
C319 0.1U/10V
1 2
X7R
X7R
X7R
X7R
C818 0.1U/10V
C818 0.1U/10V
1 2
C817 0.1U/10V
C817 0.1U/10V
1 2
X7R
X7R
X7R
X7R
C738 0.1U/10V
C738 0.1U/10V
1 2
C742 0.1U/10V
C742 0.1U/10V
1 2
X7R
X7R
X7R
X7R
C345 0.1U/10V
C345 0.1U/10V
1 2
C351 0.1U/10V
C351 0.1U/10V
1 2
X7R
X7R
X7R
X7R
HM57 doesn't
support port 7,8.
CLK_PCIE_MINI1# 36
CLK_PCIE_MINI1 36
MINI1CLK_REQ# 36
CLK_PCIE_MINI2# 29
CLK_PCIE_MINI2 29
R430 10K R430 10K
CLK_PCIE_MINI3# 36
CLK_PCIE_MINI3 36
MINI3CLK_REQ# 36
CLK_PCIE_LOM# 36
CLK_PCIE_LOM 36
LOM_CLKREQ# 36
CLK_PCIE_USB30# 37
CLK_PCIE_USB30 37
USB30_CLKREQ# 37
IBEX PEAK-M (PCI-E,SMBUS,CLK)
U37B
U37B
BG30
PCIE_TXN1_C
PCIE_TXP1_C
PCIE_TXN2_C
PCIE_TXP2_C
PCIE_TXN4_C
PCIE_TXP4_C
PCIE_TXN5_C
PCIE_TXP5_C
GLAN_TXN_C
GLAN_TXP_C
PCIECLKRQ0#
MINI1CLK_REQ#
1 2
MINI3CLK_REQ#
MINI4CLK_REQ#
LOM_CLKREQ#
USB30_CLKREQ#
PERN1
BJ30
PERP1
BF29
PETN1
BH29
PETP1
AW30
PERN2
BA30
PERP2
BC30
PETN2
BD30
PETP2
AU30
PERN3
AT30
PERP3
AU32
PETN3
AV32
PETP3
BA32
PERN4
BB32
PERP4
BD32
PETN4
BE32
PETP4
BF33
PERN5
BH33
PERP5
BG32
PETN5
BJ32
PETP5
BA34
PERN6
AW34
PERP6
BC34
PETN6
BD34
PETP6
AT34
PERN7
AU34
PERP7
AU36
PETN7
AV36
PETP7
BG34
PERN8
BJ34
PERP8
BG36
PETN8
BJ36
PETP8
AK48
CLKOUT_PCIE0N
AK47
CLKOUT_PCIE0P
P9
PCIECLKRQ0# / GPIO73
AM43
CLKOUT_PCIE1N
AM45
CLKOUT_PCIE1P
U4
PCIECLKRQ1# / GPIO18
AM47
CLKOUT_PCIE2N
AM48
CLKOUT_PCIE2P
N4
PCIECLKRQ2# / GPIO20
AH42
CLKOUT_PCIE3N
AH41
CLKOUT_PCIE3P
A8
PCIECLKRQ3# / GPIO25
AM51
CLKOUT_PCIE4N
AM53
CLKOUT_PCIE4P
M9
PCIECLKRQ4# / GPIO26
AJ50
CLKOUT_PCIE5N
AJ52
CLKOUT_PCIE5P
H6
PCIECLKRQ5# / GPIO44
AK53
CLKOUT_PEG_B_N
AK51
CLKOUT_PEG_B_P
P13
PEG_B_CLKRQ# / GPIO56
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
PCI-E*
PCI-E*
SMBALERT# / GPI O11
SML0ALERT# / GPIO60
SML1ALERT# / GPIO74
SMBus
SMBus
SML1CLK / GPIO58
SML1DATA / GPIO75
Link
Link
Controller
Controller
PEG_A_CLKRQ# / GPIO47
CLKOUT_PEG_A_N
CLKOUT_PEG_A_P
CLKOUT_DMI_N
PEG
PEG
CLKOUT_DP_N / CLKOUT_BCLK1_N
CLKOUT_DP_P / CLKOUT_BCLK1_P
From CLK BUFFER
From CLK BUFFER
Clock Flex
Clock Flex
CLKOUT_DMI_P
CLKIN_DMI_N
CLKIN_DMI_P
CLKIN_BCLK_N
CLKIN_BCLK_P
CLKIN_DOT_96N
CLKIN_DOT_96P
CLKIN_SATA_N / CKSSCD_N
CLKIN_SATA_P / CKSSCD_P
CLKIN_PCILOOPBACK
XCLK_RCOMP
CLKOUTFLEX0 / GPIO64
CLKOUTFLEX1 / GPIO65
CLKOUTFLEX2 / GPIO66
CLKOUTFLEX3 / GPIO67
SMBCLK
SMBDATA
SML0CLK
SML0DATA
CL_CLK1
CL_DAT A1
CL_RST1#
REFCLK14IN
XTAL25_IN
XTAL25_OUT
B9
H14
C8
J14
C6
G8
M14
E10
G12
T13
T11
T9
H1
AD43
AD45
AN4
AN2
AT1
AT3
AW24
BA24
AP3
AP1
F18
E18
AH13
AH12
P41
J42
AH51
AH53
AF38
T45
P43
T42
N50
PCH_SMB_ALERT#
PCH_SMBCLK
PCH_SMBDATA
PCH_SML0ALERT#
SML0CLK
SML0DATA
PCH_SML1ALERT#
SMB_CLK_ME1
SMB_DATA_ME1
Non-iAMT
PEG_CLKREQ#
CLK_PCI_FB
XTAL25_IN
XTAL25_OUT
XCLK_RCOMP
R266 90.9/F 1%R266 90.9/F 1%
+3.3V_SUS
T46T46
PCH_SMBCLK 36
PCH_SMBDATA 36
T3T3
T4T4
PEG_CLKREQ# 19
CLK_PCIE_VGAN 19
CLK_PCIE_VGAP 19
CLK_PCIE_3GPLL# 4
CLK_PCIE_3GPLL 4
CLK_BUF_PCIE_3GPLLN 3
CLK_BUF_PCIE_3GPLLP 3
CLK_BUF_BCLKN 3
CLK_BUF_BCLKP 3
CLK_BUF_DREFCLKN 3
CLK_BUF_DREFCLKP 3
CLK_BUF_DREFSSCLKN 3
CLK_BUF_DREFSSCLKP 3
CLK_PCH_14M 3
R289 0_DIS R289 0_DIS
T17T17
T18T18
T15T15
T19T19
CLK_DREFSSCLKN 4
CLK_DREFSSCLKP 4
+1.05V_RUN
25MHz Clock for DCI Function
C392 *4.7P/50V_NC
C392 *4.7P/50V_NC
CLK_LPC_DEBUG
C394 *4.7P/50V_NC
C394 *4.7P/50V_NC
CLK_PCI_8502
NPO
NPO
NPO
NPO
+3.3V_SUS
+3.3V_SUS
C238
C238
A A
0.047U/10V
0.047U/10V
PCI_PLTRST#
1 2
5
U13
U13
2
1
TC7SZ32FU(T5L,F,T)
TC7SZ32FU(T5L,F,T)
4
5
PLTRST# 4,19,29,30,36,37
PCI_PIRQC#
HDMI_PWR_CTRL
PCI_PERR#
PCI_PLOCK#
+3.3V_RUN
PCI_TRDY#
PCI_REQ0#
USB_MCARD1_DET#
PCI_PIRQB#
+3.3V_RUN
OC0#
OC1#
OC2#
OC3#
USB OC Pullup
RP21
RP21
6
7
8
9
10
10P8R-10K
10P8R-10K
PCI Pullup
RP22
RP22
6
7
8
9
10
10P8R-8.2K
10P8R-8.2K
RP23
RP23
6
7
8
9
10
10P8R-8.2K
10P8R-8.2K
5
4
3
2
1
5
4
3
2
1
4
+3.3V_SUS
5
4
3
2
1
+3.3V_RUN
PCI_PIRQA#
PCI_STOP#
PCI_SERR#
PCI_DEVSEL#
+3.3V_RUN
PCI_FRAME#
BT_DET#
PCI_PIRQD#
PCI_IRDY#
OC4#
OC5#
OC6#
OC7#
MINI1CLK_REQ#
R265 *1K_NC R265 *1K_NC
R262 *1K_NC R262 *1K_NC
Boot BIOS Strap
PCI_GNT0# GNT#1
00
0
1
11
1
0
R415 10K R415 10K
PCI_GNT0#
PCI_GNT1#
Boot BIOS Location
LPC
Reserved (NAND)
PCI
SPI
Y1
123
1 2
+3.3V_RUN
1 2
3
22P/50V_SW
22P/50V_SW
PCH_SMB_ALERT#
PCH_SML0ALERT#
PCH_SMBCLK
PCH_SMBDATA
SML0CLK
SML0DATA
PCH_SML1ALERT#
USB30_CLKREQ#
MINI3CLK_REQ#
MINI4CLK_REQ#
PCIECLKRQ0#
LOM_CLKREQ#
C411
C411
R208 10K R208 10K
R439 10K R439 10K
R168 10K R168 10K
R211 10K R211 10K
R172 10K R172 10K
25MHz_SWY125MHz_SW
NPO
NPO
+3.3V_SUS
R444 10K/F R444 10K/F
R197 10K/F R197 10K/F
R210 2.2K/F R210 2.2K/F
R207 2.2K/F R207 2.2K/F
R440 2.2K/F R440 2.2K/F
R187 2.2K/F R187 2.2K/F
R213 10K/F R213 10K/F
1 2
1 2
1 2
1 2
1 2
XTAL25_IN
1 2
R274
R274
1M_SW
1M_SW
XTAL25_OUT
4
1 2
C393
C393
22P/50V_SW
22P/50V_SW
NPO
NPO
R286 *4.7K_NC R286 *4.7K_NC
A16 swap override Strap/Top-Block
Swap Override jumper
GNT3#
2
12 X01
PCI_GNT3#
Low = A16 swap
override/Top-Block
Swap Override enabled
High = Default
Q31 2N7002K Q31 2N7002K
SMBCLK1 30
SMBDAT1 30
3
+3.3V_SUS
Q30
Q30
3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Title
Title
Title
PCH 3/6 (PCI_SMBUS_CLK)
PCH 3/6 (PCI_SMBUS_CLK)
PCH 3/6 (PCI_SMBUS_CLK)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
R194
R194
2
2.2K
2.2K
SMB_CLK_ME1
1
R198
R198
2
2.2K
2.2K
2N7002K
2N7002K
SMB_DATA_ME1
1
Project Name:
Project Name:
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
10 54 Monday, September 13, 2010
10 54 Monday, September 13, 2010
10 54 Monday, September 13, 2010
of
of
of
5
IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)
U37F
SIO_GPIO
SIO_EXT_SMI# 30
SIO_EXT_SCI# 30
SIO_EXT_WAKE# 30
D D
dGPU_PWROK 21,38
dGPU_VRON 48
BT_RADIO_DIS# 37
32
50 X01
X02-7
SIO_GPIO
SIO_EXT_SMI#
SIO_EXT_SCI#
SIO_EXT_WAKE#
dGPU_HOLD_RST#
PCIE_MCARD2_DET#
PCIE_MCARD1_DET#
USB_MCARD2_DET#
dGPU_PWR_EN
dGPU_PRSNT#
WLAN_RADIO_DIS#
CRB_SV_DET
WWAN_RADIO_DIS#
SIO_A20GATE
SIO_RCIN#
dGPU_PWROK_L
CPPE_N#
C C
B B
A A
X01 38
TEST_W OOFER_EN 36
dGPU_HOLD_RST# 19
R249 0_SW R249 0_SW
PCIE_MCARD2_DET# 36
PCIE_MCARD1_DET# 36
R190 *10K_NC R190 *10K_NC
USB_MCARD2_DET# 36
R162 *0_NC R162 *0_NC
dGPU_PWR_EN 40,51
WLAN_RADIO_DIS# 36
R428 *0_short R428 *0_short
WWAN_RADIO_DIS# 36
RST_GATE 4,14,16
FFS_INT2 35
CPPE_N# 29
USB3_PWR_EN 37
R425 10K/F R425 10K/F
R512 10K/F R512 10K/F
R511 10K/F R511 10K/F R214 1K R214 1K
R241 10K/F R241 10K/F
R424 *10K/F_NC R424 *10K/F_NC
R166 10K/F R166 10K/F
R189 10K/F R189 10K/F
R169 10K/F R169 10K/F
R164 10K/F R164 10K/F
R195 *10K/F_NC R195 *10K/F_NC
R414 10K/F R414 10K/F
R418 10K/F R418 10K/F
R432 10K/F R432 10K/F
R416 10K/F R416 10K/F
R427 10K/F R427 10K/F
R250 10K/F R250 10K/F
R298 10K/F R298 10K/F
SIO_EXT_SMI#
SIO_EXT_SCI#
SIO_EXT_WAKE#
RSV_WOL_EN
LAN_PHY_PWR_CT RL
TEST_W OOFER_EN
dGPU_HOLD_RST#
dGPU_PWROK_L
PCIE_MCARD2_DET#
PCIE_MCARD1_DET#
GPIO27
TS_EN
USB_MCARD2_DET#
GPIO35
dGPU_PWR_EN
dGPU_PRSNT#
WLAN_RADIO_DIS#
CRB_SV_DET
WWAN_RADIO_DIS#
RST_GATE
FFS_INT2
CPPE_N#
USB3_PWR_EN
+3.3V_RUN
U37F
Y3
BMBUSY# / GPIO0
C38
TACH1 / GPIO1
D37
TACH2 / GPIO6
J32
TACH3 / GPIO7
F10
GPIO8
K9
LAN_PHY_PWR_CTRL / GPIO 12
T7
GPIO15
AA2
SATA4GP / GPIO16
F38
TACH0 / GPIO17
Y7
SCLOCK / GPIO22
H10
MEM_LED / GPIO24
AB12
GPIO27
V13
GPIO28
M11
STP_PCI# / GPIO34
V6
SATACLKREQ# / GPIO35
AB7
SATA2GP / GPIO36
AB13
SATA3GP / GPIO37
V3
SLOAD / GPIO38
P3
SDATAOUT0 / GPIO39
H3
PCIECLKRQ6# / GPIO45
F1
PCIECLKRQ7# / GPIO46
AB6
SDATAOUT1 / GPIO48
AA4
SATA5GP / GPIO49
F8
GPIO57
A4
VSS_NCTF_1
A49
VSS_NCTF_2
A5
VSS_NCTF_3
A50
VSS_NCTF_4
A52
VSS_NCTF_5
A53
VSS_NCTF_6
B2
VSS_NCTF_7
B4
VSS_NCTF_8
B52
VSS_NCTF_9
B53
VSS_NCTF_10
BE1
VSS_NCTF_11
BE53
VSS_NCTF_12
BF1
VSS_NCTF_13
BF53
VSS_NCTF_14
BH1
VSS_NCTF_15
BH2
VSS_NCTF_16
BH52
VSS_NCTF_17
BH53
VSS_NCTF_18
BJ1
VSS_NCTF_19
BJ2
VSS_NCTF_20
BJ4
VSS_NCTF_21
BJ49
VSS_NCTF_22
BJ5
VSS_NCTF_23
BJ50
VSS_NCTF_24
BJ52
VSS_NCTF_25
BJ53
VSS_NCTF_26
D1
VSS_NCTF_27
D2
VSS_NCTF_28
D53
VSS_NCTF_29
E1
VSS_NCTF_30
E53
VSS_NCTF_31
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
X01 38
X02-7
RSV_WOL_EN
LAN_PHY_PWR_CTRL
TEST_W OOFER_EN
TS_EN
FFS_INT2
USB3_PWR_EN
RST_GATE
S3 Power Reduce
GPIO35
dGPU_PRSNT#
49 X01
5
4
MISC
MISC
CLKOUT_BCLK0_N / CLKOUT_PCIE8N
CLKOUT_BCLK0_P / CLKOUT_PCIE8 P
GPIO
GPIO
CPU
CPU
NCTF
NCTF
RSVD
RSVD
R192 10K/F R192 10K/F
R161 10K/F R161 10K/F
R215 *10K/F_NC R215 *10K/F_NC
R510 *10K/F_NC R510 *10K/F_NC
R173 10K/F R173 10K/F
R437 10K/F R437 10K/F
R188 10K R188 10K
R200 10K/F R200 10K/F
4
CLKOUT_PCIE6N
CLKOUT_PCIE6P
CLKOUT_PCIE7N
CLKOUT_PCIE7P
A20GATE
PECI
RCIN#
PROCPWRGD
THRMTRIP#
TP10
TP11
TP12
TP13
TP14
TP15
TP16
TP17
TP18
TP19
NC_1
NC_2
NC_3
NC_4
NC_5
INIT3_3V#
TP24
+3.3V_SUS
AH45
AH46
AF48
AF47
U2
AM3
AM1
BG10
T1
BE10
BD10
SIO_A20GATE
SIO_RCIN#
SIO_A20GATE 30
CLK_CPU_BCLK# 4
CLK_CPU_BCLK 4
H_PECI 4
SIO_RCIN# 30
H_PWRGOOD 4
H_THERM#_R
3
R175 56 1%R175 56 1%
+1.1V_RUN_VTT
R150
R150
56
56
1%
1%
H_THERM# 4
2
1
Close to PCH
BA22
TP1
AW22
TP2
BB22
TP3
AY45
TP4
AY46
TP5
AV43
TP6
AV45
TP7
AF13
TP8
M18
TP9
N18
AJ24
AK41
AK42
M32
N32
M30
N30
H12
AA23
AB45
AB38
AB42
AB41
T39
P6
C10
NV_ALE 10
NV_CLE 10
R182 *8.2K_NC R182 *8.2K_NC
R191 *8.2K_NC R191 *8.2K_NC
DMI Termination Voltage
NV_CLE
Danbury Technology Enabled
NV_ALE
3
Set to Vcc when LOW
Set to Vcc/2 when HIGH
High = Enable(Default)
Low = Disable
2
+V_NVRAM_VCCQ
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
PCH 4/6 (GPIO)
PCH 4/6 (GPIO)
PCH 4/6 (GPIO)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
11 54 Monday, September 13, 2010
11 54 Monday, September 13, 2010
11 54 Monday, September 13, 2010
of
of
of
+1.05V_RUN
+1.05V_RUN
5
+1.05V_RUN
X5R
X5R
L32 *1uH_NC L32 *1uH_NC
+1.05V_+1.5V_1.8V_RUN
+1.05V_RUN
+1.05V_RUN
L33 *1uH_NC L33 *1uH_NC
C341
C341
C329
C329
10U
10U
1U
1U
X5R
X5R
+3.3V_RUN
C328
C328
C330
C330
10U
10U
X5R
X5R
X5R
X5R
+1.05V_RUN_PLLEXP
C727
C727
*10U_NC
*10U_NC
X5R
X5R
C334
C334
C313
C313
1U
1U
1U
1U
X5R
X5R
X5R
+1.05V_RUN
1 2
+1.05V_RUN
X5R
+VCCAFDI_VRM
X5R
X5R
C358
C358
0.1U
0.1U
X5R
X5R
+V1.1LAN_VCCAPLL_FDI
C709
C709
*10U_NC
*10U_NC
R223 *0_short R223 *0_short
1U
1U
C314
C314
1U
1U
+VCCAFDI_VRM
L23 10uH L23 10uH
L24 10uH L24 10uH
AB24
AB26
AB28
AD26
AD28
AF26
AF28
AF30
AF31
AH26
AH28
AH30
AH31
AJ30
AJ31
AK24
BJ24
AN20
AN22
AN23
AN24
AN26
AN28
BJ26
BJ28
AT26
AT28
AU26
AU28
AV26
AV28
AW26
AW28
BA26
BA28
BB26
BB28
BC26
BC28
BD26
BD28
BE26
BE28
BG26
BG28
BH27
AN30
AN31
AN35
AT22
BJ18
AM23
U37G
U37G
VCCCORE[1]
VCCCORE[2]
VCCCORE[3]
VCCCORE[4]
VCCCORE[5]
VCCCORE[6]
VCCCORE[7]
VCCCORE[8]
VCCCORE[9]
VCCCORE[10]
VCCCORE[11]
VCCCORE[12]
VCCCORE[13]
VCCCORE[14]
VCCCORE[15]
VCCIO[24]
VCCAPLLEXP
VCCIO[25]
VCCIO[26]
VCCIO[27]
VCCIO[28]
VCCIO[29]
VCCIO[30]
VCCIO[31]
VCCIO[32]
VCCIO[33]
VCCIO[34]
VCCIO[35]
VCCIO[36]
VCCIO[37]
VCCIO[38]
VCCIO[39]
VCCIO[40]
VCCIO[41]
VCCIO[42]
VCCIO[43]
VCCIO[44]
VCCIO[45]
VCCIO[46]
VCCIO[47]
VCCIO[48]
VCCIO[49]
VCCIO[50]
VCCIO[51]
VCCIO[52]
VCCIO[53]
VCCIO[54]
VCCIO[55]
VCC3_3[1]
VCCVRM[1]
VCCFDIPLL
VCCIO[1]
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
+1.05V_RUN
IBEX PEAK-M (POWER)
VCCCORE(+1.05V) = 1.432A(80mils)
D D
40mA(15mils)
VCCIO = 3.062A(150mils)
C C
B B
4
POWER
POWER
VCC CORE
VCC CORE
PCI E*
PCI E*
FDI
FDI
+1.5V_RUN
+1.8V_RUN
+V1.1LAN_VCCA_A_DPL
C405
C405
10U
10U
C4241UC424
X5R
X5R
1U
+V1.1LAN_VCCA_B_DPL
C406
C406
10U
10U
C4251UC425
X5R
X5R
1U
10.
VCCADAC[1]
VCCADAC[2]
VSSA_DAC[1]
CRT LVDS
CRT LVDS
VSSA_DAC[2]
VCCALVDS
VSSA_LVDS
VCCTX_LVDS[1]
VCCTX_LVDS[2]
VCCTX_LVDS[3]
VCCTX_LVDS[4]
VCC3_3[2]
VCC3_3[3]
VCC3_3[4]
HVCMOS
HVCMOS
VCCVRM[2]
VCCDMI[1]
DMI
DMI
VCCDMI[2]
VCCPNAND[1]
VCCPNAND[2]
VCCPNAND[3]
VCCPNAND[4]
VCCPNAND[5]
VCCPNAND[6]
VCCPNAND[7]
VCCPNAND[8]
VCCPNAND[9]
VCCME3_3[1]
NAND / SPI
NAND / SPI
VCCME3_3[2]
VCCME3_3[3]
VCCME3_3[4]
R244
R244
*0_0603_NC
*0_0603_NC
1 2
R234
R234
*0_6_short
*0_6_short
1 2
R231
R231
*0_0603_NC
*0_0603_NC
1 2
AE50
AE52
AF53
AF51
AH38
AH39
AP43
AP45
AT46
AT45
AB34
AB35
AD35
AT24
AT16
AU16
AM16
AK16
AK20
AK19
AK15
AK13
AM12
AM13
AM15
AM8
AM9
AP11
AP9
+3.3V_RUN
R264 0_SW R264 0_SW
R263 0_DIS R263 0_DIS
R302
R302
0_DIS
0_DIS
+3.3V_RUN
C344
C344
0.1U
0.1U
X5R
X5R
+1.05V_+1.5V_1.8V_RUN
C255
C255
1U
1U
X5R
X5R
+V_NVRAM_VCCQ
C271
C271
0.1U
0.1U
X5R
X5R
+3.3V_RUN
C242
C242
0.1U
0.1U
X5R
X5R
+1.05V_+1.5V_1.8V_RUN
+3.3V_RUN
C364
C364
0.01U_SW
0.01U_SW
X7R
X7R
5. Change PN for EOD
R205 *0_short R205 *0_short
R204 *0_NC R204 *0_NC
R196
R196
*0_0603_NC
*0_0603_NC
1 2
R174
R174
*0_6_short
*0_6_short
1 2
3
+1.05V_RUN
L25 0.1uH_SW L25 0.1uH_SW
C412
C412
C432
C432
0.01U_SW
0.01U_SW
22U_SW
22U_SW
X7R
X7R
X5R
X5R
+1.1V_RUN_VTT
+1.05V_RUN
+3.3V_RUN
+1.8V_RUN
VCCSUS3_3 = 163mA(20mils)
VCCACLK= 52mA(15mils)
L22 *10uH_NC L22 *10uH_NC
+1.8V_RUN
VCCLAN = 320mA(30mils)
VCCME(+1.05V) = 1.849A(100mils)
+1.05V_RUN
+1.05V_RUN
VCCIO = 3.062A(150mils)
+3.3V_SUS
VCC3_3 = 0.357A(30mils)
+3.3V_RUN
V_CPU_IO >1mA(15mils)
+1.1V_RUN_VTT
VCCRTC= 2mA(15mils)
+RTC_CELL
+1.05V_RUN_VCCA_CLK
C390
C390
*10U_NC
*10U_NC
+1.05V_RUN
X5R
X5R
C360
C360
22U
22U
X5R
X5R
C362
C362
C365
C365
1U
1U
1U
1U
X5R
X5R
C243 0.1U C243 0.1U
+1.05V_+1.5V_1.8V_RUN
+V1.1LAN_VCCA_A_DPL
+V1.1LAN_VCCA_B_DPL
C299
C299
1U
1U
X5R
X5R
C252 0.1U
C252 0.1U
+V1.1LAN_INT_VCCSUS
C306
C306
0.1U
0.1U
X5R
X5R
C284
C284
C235
C235
0.1U
0.1U
4.7U
4.7U
Y5V
Y5V
C253
C253
1U/10V_4
1U/10V_4
X5R
X5R
2
POWER
VCCACLK[1]
VCCACLK[2]
VCCLAN[1]
VCCLAN[2]
DCPSUSBYP
VCCME[1]
VCCME[2]
VCCME[3]
VCCME[4]
VCCME[5]
VCCME[6]
VCCME[7]
VCCME[8]
VCCME[9]
VCCME[10]
VCCME[11]
VCCME[12]
DCPRTC
VCCVRM[3]
VCCADPLLA[1]
VCCADPLLA[2]
VCCADPLLB[1]
VCCADPLLB[2]
VCCIO[21]
VCCIO[22]
VCCIO[23]
VCCIO[2]
VCCIO[3]
VCCIO[4]
DCPSST
DCPSUS
VCCSUS3_3[29]
VCCSUS3_3[30]
VCCSUS3_3[31]
VCCSUS3_3[32]
VCC3_3[5]
VCC3_3[6]
VCC3_3[7]
V_CPU_IO[1]
V_CPU_IO[2]
VCCRTC
POWER
V24
VCCIO[5]
V26
VCCIO[6]
Y24
VCCIO[7]
Y26
VCCIO[8]
VCCIO[56]
V5REF_SUS
V5REF
VCC3_3[8]
VCC3_3[9]
VCC3_3[10]
VCC3_3[11]
VCC3_3[12]
VCC3_3[13]
VCC3_3[14]
VCCIO[9]
VCCVRM[4]
VCCIO[10]
VCCIO[11]
VCCIO[12]
VCCIO[13]
VCCIO[14]
VCCIO[15]
VCCIO[16]
VCCIO[17]
VCCIO[18]
VCCIO[19]
VCCIO[20]
VCCME[13]
VCCME[14]
VCCME[15]
VCCME[16]
VCCSUSHDA
V28
U28
U26
U24
P28
P26
N28
N26
M28
M26
L28
L26
J28
J26
H28
H26
G28
G26
F28
F26
E28
E26
C28
C26
B27
A28
A26
U23
V23
F24
K49
J38
L38
M36
N36
P36
U35
AD13
AK3
AK1
AH22
AT20
AH19
AD20
AF22
AD19
AF20
AF19
AH20
AB19
AB20
AB22
AD22
AA34
Y34
Y35
AA35
L30
VCCSUS3_3[1]
VCCSUS3_3[2]
VCCSUS3_3[3]
VCCSUS3_3[4]
VCCSUS3_3[5]
VCCSUS3_3[6]
VCCSUS3_3[7]
VCCSUS3_3[8]
VCCSUS3_3[9]
VCCSUS3_3[10]
VCCSUS3_3[11]
VCCSUS3_3[12]
VCCSUS3_3[13]
USB
USB
VCCSUS3_3[14]
VCCSUS3_3[15]
VCCSUS3_3[16]
VCCSUS3_3[17]
VCCSUS3_3[18]
VCCSUS3_3[19]
VCCSUS3_3[20]
VCCSUS3_3[21]
VCCSUS3_3[22]
VCCSUS3_3[23]
VCCSUS3_3[24]
VCCSUS3_3[25]
VCCSUS3_3[26]
VCCSUS3_3[27]
VCCSUS3_3[28]
Clock and Miscellaneous
Clock and Miscellaneous
PCI/GPIO/LPC
PCI/GPIO/LPC
VCCSATAP LL[1]
VCCSATAP LL[2]
SATA
SATA
PCI/GPIO/LPC
PCI/GPIO/LPC
CPU
CPU
RTC
RTC
HDA
HDA
VCCIO = 3.062A(150mils)
C348
C348
1U
1U
X5R
X5R
C322
C322
*0.022U_NC
*0.022U_NC
X7R
X7R
+1.05V_RUN
+V5REF_SUS
C298
C298
1U
1U
+V5REF
X5R
X5R
C376
C376
1U
1U
X5R
X5R
C343
C343
0.1U
0.1U
Close J38
X5R
X5R
C377
C377
0.1U
0.1U
X5R
X5R
C241
C241
*1U_NC
*1U_NC
X5R
X5R
X5R
X5R
+1.05V_+1.5V_1.8V_RUN
+1.05V_RUN
VCCME = 1.849A(100mils)
C326
C326
1U
1U
X5R
X5R
C237
C237
*10U_NC
*10U_NC
U37J
U37J
AP51
C387
C387
AP53
*1U_NC
*1U_NC
AF23
X5R
X5R
AF24
Y20
C283
C283
AD38
0.1U
0.1U
AD39
X5R
X5R
AD41
AF43
AF41
C353
C353
22U
22U
AF42
X5R
X5R
X5R
X5R
C290
C290
1U
1U
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
V39
V41
V42
Y39
Y41
Y42
+VCCRTCEXT
V9
AU24
BB51
BB53
BD51
BD53
AH23
AJ35
C331
C331
AH35
1U
1U
AF34
AH34
X5R
X5R
AF32
+VCCSST +V1.1LAN_VCCAPLL
V12
Y22
P18
U19
C305
C305
U20
0.1U
0.1U
U22
V15
C347
C347
V16
0.1U
0.1U
Y16
AT18
C285
C285
AU18
0.1U
0.1U
X5R
X5R
A12
C254
C254
C690
C690
0.1U
0.1U
X5R
X5R
*1U_NC
*1U_NC
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
11.
1
+1.05V_RUN
VCCSUS3_3 = 0.163A(20mils)
C327
C327
C323
C323
0.1U
0.1U
0.1U
0.1U
X5R
X5R
X5R
X5R
R224 100/F_4 R224 100/F_4
D16 RB500V-40 D16 RB500V-40
R281 100/F_4 R281 100/F_4
D17 RB500V-40 D17 RB500V-40
+3.3V_RUN
L6 *10uH_NC L6 *10uH_NC
+V1.1LAN_VCC_SATA
C281
C281
1U
1U
X5R
X5R
+3.3V_SUS
VCCSUSHDA= 6mA(15mils)
+3.3V_SUS
V5REF_SUS< 1mA
+5V_SUS
+3.3V_SUS
+5V_RUN
+3.3V_RUN
V5REF< 1mA
31mA(15mils)
+1.05V_RUN
+1.05V_RUN
60
A A
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
PCH 5/6 (POWER)
PCH 5/6 (POWER)
PCH 5/6 (POWER)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
12 54 Monday, September 13, 2010
12 54 Monday, September 13, 2010
12 54 Monday, September 13, 2010
of
of
of
5
IBEX PEAK-M (GND)
D D
U37H
U37H
AB16
VSS[0]
AA19
VSS[1]
AA20
VSS[2]
AA22
VSS[3]
AM19
VSS[4]
AA24
VSS[5]
AA26
VSS[6]
AA28
VSS[7]
AA30
VSS[8]
AA31
VSS[9]
AA32
VSS[10]
AB11
VSS[11]
AB15
VSS[12]
AB23
VSS[13]
AB30
VSS[14]
AB31
VSS[15]
AB32
VSS[16]
AB39
VSS[17]
AB43
VSS[18]
AB47
VSS[19]
AB5
VSS[20]
AB8
VSS[21]
AC2
VSS[22]
AC52
VSS[23]
AD11
VSS[24]
AD12
VSS[25]
AD16
C C
B B
AD23
AD30
AD31
AD32
AD34
AU22
AD42
AD46
AD49
AF12
AH49
AF35
AP13
AN34
AF45
AF46
AF49
AG52
AH11
AH15
AH16
AH24
AH32
AV18
AH43
AH47
AJ19
AJ20
AJ22
AJ23
AJ26
AJ28
AJ32
AJ34
AK12
AM41
AN19
AK26
AK22
AK23
AK28
AD7
AE2
AE4
Y13
AU4
AF5
AF8
AG2
AH7
AJ2
AT5
AJ4
VSS[26]
VSS[27]
VSS[28]
VSS[29]
VSS[30]
VSS[31]
VSS[32]
VSS[33]
VSS[34]
VSS[35]
VSS[36]
VSS[37]
VSS[38]
VSS[39]
VSS[40]
VSS[41]
VSS[42]
VSS[43]
VSS[44]
VSS[45]
VSS[46]
VSS[47]
VSS[48]
VSS[49]
VSS[50]
VSS[51]
VSS[52]
VSS[53]
VSS[54]
VSS[55]
VSS[56]
VSS[57]
VSS[58]
VSS[59]
VSS[60]
VSS[61]
VSS[62]
VSS[63]
VSS[64]
VSS[65]
VSS[66]
VSS[67]
VSS[68]
VSS[69]
VSS[70]
VSS[71]
VSS[72]
VSS[73]
VSS[74]
VSS[75]
VSS[76]
VSS[77]
VSS[78]
VSS[79]
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
VSS[80]
VSS[81]
VSS[82]
VSS[83]
VSS[84]
VSS[85]
VSS[86]
VSS[87]
VSS[88]
VSS[89]
VSS[90]
VSS[91]
VSS[92]
VSS[93]
VSS[94]
VSS[95]
VSS[96]
VSS[97]
VSS[98]
VSS[99]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
AK30
AK31
AK32
AK34
AK35
AK38
AK43
AK46
AK49
AK5
AK8
AL2
AL52
AM11
BB44
AD24
AM20
AM22
AM24
AM26
AM28
BA42
AM30
AM31
AM32
AM34
AM35
AM38
AM39
AM42
AU20
AM46
AV22
AM49
AM7
AA50
BB10
AN32
AN50
AN52
AP12
AP42
AP46
AP49
AP5
AP8
AR2
AR52
AT11
BA12
AH48
AT32
AT36
AT41
AT47
AT7
AV12
AV16
AV20
AV24
AV30
AV34
AV38
AV42
AV46
AV49
AV5
AV8
AW14
AW18
AW2
BF9
AW32
AW36
AW40
AW52
AY11
AY43
AY47
4
U37I
U37I
AY7
BG12
BB12
BB16
BB20
BB24
BB30
BB34
BB38
BB42
BB49
BC10
BC14
BC18
BC22
BC32
BC36
BC40
BC44
BC52
BD48
BD49
BE12
BE16
BE20
BE24
BE30
BE34
BE38
BE42
BE46
BE48
BE50
BF49
BF51
BG18
BG24
BG50
BH11
BH15
BH19
BH23
BH31
BH35
BH39
BH43
BH47
AF39
VSS[159]
B11
VSS[160]
B15
VSS[161]
B19
VSS[162]
B23
VSS[163]
B31
VSS[164]
B35
VSS[165]
B39
VSS[166]
B43
VSS[167]
B47
VSS[168]
B7
VSS[169]
VSS[170]
VSS[171]
VSS[172]
VSS[173]
VSS[174]
VSS[175]
VSS[176]
VSS[177]
VSS[178]
VSS[179]
BB5
VSS[180]
VSS[181]
VSS[182]
VSS[183]
BC2
VSS[184]
VSS[185]
VSS[186]
VSS[187]
VSS[188]
VSS[189]
VSS[190]
BH9
VSS[191]
VSS[192]
VSS[193]
BD5
VSS[194]
VSS[195]
VSS[196]
VSS[197]
VSS[198]
VSS[199]
VSS[200]
VSS[201]
VSS[202]
VSS[203]
VSS[204]
VSS[205]
BE6
VSS[206]
BE8
VSS[207]
BF3
VSS[208]
VSS[209]
VSS[210]
VSS[211]
VSS[212]
BG4
VSS[213]
VSS[214]
VSS[215]
VSS[216]
VSS[217]
VSS[218]
VSS[219]
VSS[220]
VSS[221]
VSS[222]
VSS[223]
BH7
VSS[224]
C12
VSS[225]
C50
VSS[226]
D51
VSS[227]
E12
VSS[228]
E16
VSS[229]
E20
VSS[230]
E24
VSS[231]
E30
VSS[232]
E34
VSS[233]
E38
VSS[234]
E42
VSS[235]
E46
VSS[236]
E48
VSS[237]
E6
VSS[238]
E8
VSS[239]
F49
VSS[240]
F5
VSS[241]
G10
VSS[242]
G14
VSS[243]
G18
VSS[244]
G2
VSS[245]
G22
VSS[246]
G32
VSS[247]
G36
VSS[248]
G40
VSS[249]
G44
VSS[250]
G52
VSS[251]
VSS[252]
H16
VSS[253]
H20
VSS[254]
H30
VSS[255]
H34
VSS[256]
H38
VSS[257]
H42
VSS[258]
VSS[259]
VSS[260]
VSS[261]
VSS[262]
VSS[263]
VSS[264]
VSS[265]
VSS[266]
VSS[267]
VSS[268]
VSS[269]
VSS[270]
VSS[271]
VSS[272]
VSS[273]
VSS[274]
VSS[275]
VSS[276]
VSS[277]
VSS[278]
VSS[279]
VSS[280]
VSS[281]
VSS[282]
VSS[283]
VSS[284]
VSS[285]
VSS[286]
VSS[287]
VSS[288]
VSS[289]
VSS[290]
VSS[291]
VSS[292]
VSS[293]
VSS[294]
VSS[295]
VSS[296]
VSS[297]
VSS[298]
VSS[299]
VSS[300]
VSS[301]
VSS[302]
VSS[303]
VSS[304]
VSS[305]
VSS[306]
VSS[307]
VSS[308]
VSS[309]
VSS[310]
VSS[311]
VSS[312]
VSS[313]
VSS[314]
VSS[315]
VSS[316]
VSS[317]
VSS[318]
VSS[319]
VSS[320]
VSS[321]
VSS[322]
VSS[323]
VSS[324]
VSS[325]
VSS[326]
VSS[327]
VSS[328]
VSS[329]
VSS[330]
VSS[331]
VSS[332]
VSS[333]
VSS[334]
VSS[335]
VSS[336]
VSS[337]
VSS[338]
VSS[339]
VSS[340]
VSS[341]
VSS[342]
VSS[343]
VSS[344]
VSS[345]
VSS[346]
VSS[347]
VSS[348]
VSS[349]
VSS[350]
VSS[351]
VSS[352]
VSS[353]
VSS[354]
VSS[355]
VSS[356]
VSS[366]
H49
H5
J24
K11
K43
K47
K7
L14
L18
L2
L22
L32
L36
L40
L52
M12
M16
M20
N38
M34
M38
M42
M46
M49
M5
M8
N24
P11
AD15
P22
P30
P32
P34
P42
P45
P47
R2
R52
T12
T41
T46
T49
T5
T8
U30
U31
U32
U34
P38
V11
P16
V19
V20
V22
V30
V31
V32
V34
V35
V38
V43
V45
V46
V47
V49
V5
V7
V8
W2
W52
Y11
Y12
Y15
Y19
Y23
Y28
Y30
Y31
Y32
Y38
Y43
Y46
P49
Y5
Y6
Y8
P24
T43
AD51
AT8
AD47
Y47
AT12
AM6
AT13
AM5
AK45
AK39
AV14
3
2
1
IbexPeak-M_Rev0_9
IbexPeak-M_Rev0_9
A A
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
PCH 6/6 (GND)
PCH 6/6 (GND)
PCH 6/6 (GND)
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
13 54 Monday, September 13, 2010
13 54 Monday, September 13, 2010
13 54 Monday, September 13, 2010
of
of
of
5
1123GC: Update JDIM7002 footprint 5.2mm, Ruv type.
JDIM3A
M_A_A[15:0] 5,15
D D
M_A_BS#0 5,15
M_A_BS#1 5,15
M_A_BS#2 5,15
M_A_CS# 0 5
M_A_CS# 1 5
M_A_CLK0 5
M_A_CLK0# 5
M_A_CLK1 5
M_A_CLK1# 5
M_A_CKE0 5
M_A_CKE1 5
M_A_CAS# 5,15
M_A_RAS# 5,15
M_A_W E# 5,15
WLAN_SMBCLK 15,16,17,35,36
WLAN_SMBDATA 15,16,17,35,36
M_A_ODT0 5
M_A_ODT1 5
M_A_DM[7:0] 5,15
1 2
1 2
R113
R113
*10K_NC
*10K_NC
R127
R127
10K
10K
M_A_DQS[7:0] 5,15
M_A_DQS#[7:0] 5,15
C C
+3.3V_RUN
R112
R112
*10K_NC
*10K_NC
1 2
SA1_DIM0_0 SA0_DIM0_0
R126
R126
10K
10K
1 2
CHA0
CHA1
B B
Note:
If SA0_DIM0 = 0, S A 1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30
If SA0_DIM0 = 1, S A 1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32
CHB0
CHB1
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15
SA0_DIM0_0
SA1_DIM0_0
WLAN_SMBCLK
WLAN_SMBDATA
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
SA1 SA0
00
01
10
11
98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78
109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200
116
120
11
28
46
63
136
153
170
187
12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186
JDIM3A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15
BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA
ODT0
ODT1
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7
AS0A626-N2RN-7H
AS0A626-N2RN-7H
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
(204P)
(204P)
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ0
M_A_DQ1
M_A_DQ3
M_A_DQ2
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ17
M_A_DQ16
M_A_DQ22
M_A_DQ23
M_A_DQ20
M_A_DQ21
M_A_DQ19
M_A_DQ18
M_A_DQ28
M_A_DQ29
M_A_DQ27
M_A_DQ26
M_A_DQ25
M_A_DQ24
M_A_DQ30
M_A_DQ31
M_A_DQ37
M_A_DQ32
M_A_DQ35
M_A_DQ34
M_A_DQ36
M_A_DQ33
M_A_DQ39
M_A_DQ38
M_A_DQ44
M_A_DQ45
M_A_DQ43
M_A_DQ46
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ47
M_A_DQ49
M_A_DQ52
M_A_DQ50
M_A_DQ51
M_A_DQ48
M_A_DQ53
M_A_DQ55
M_A_DQ54
M_A_DQ56
M_A_DQ60
M_A_DQ62
M_A_DQ63
M_A_DQ57
M_A_DQ61
M_A_DQ58
M_A_DQ59
4
M_A_DQ[63:0] 5,15
CHA_DIMM0_HEIGHT
+3.3V_RUN
C206
C206
2.2U/6.3V_6
2.2U/6.3V_6
X5R
X5R
DDR3_DRAMRST# 4,15,16,17
M_VREF_DQ_DIMM0
2.2U/6.3V_6
2.2U/6.3V_6
M_VREF_CA_DIMM0
2.2U/6.3V_6
2.2U/6.3V_6
S3 Power reduce
+M_VREF_DQ_DIMM0 M_VRE F_DQ_DIMM0
R21 *0_NC R21 *0_NC
Q4 FDMS7670 Q4 FDMS7670
R20
R20
100K
100K
3
2
1 2
+1.5V_SUS
1
3
C208
C208
.1U/10V_4
.1U/10V_4
X5R
X5R
PM_EXTTS#0 4,15
C6
C6
C9
C9
.1U/10V_4
.1U/10V_4
X5R
X5R
X5R
X5R
C156
C156
C155
C155
.1U/10V_4
.1U/10V_4
X5R
X5R
X5R
X5R
9
8
7
6
5
4
C28 0.047U 10
C28 0.047U 10
1 2
X7R
X7R
+1.5V_SUS
PM_EXTTS#0
RST_GATE 4,11,16
75
VDD1
76
VDD2
81
VDD3
82
VDD4
87
VDD5
88
VDD6
93
VDD7
94
VDD8
99
VDD9
100
VDD10
105
VDD11
106
VDD12
111
VDD13
112
VDD14
117
VDD15
118
VDD16
123
VDD17
124
VDD18
199
VDDSPD
77
NC1
122
NC2
125
NCTEST
198
EVENT#
30
RESET#
1
VREF_DQ
126
VREF_CA
2
VSS1
3
VSS2
8
VSS3
9
VSS4
13
VSS5
14
VSS6
19
VSS7
20
VSS8
25
VSS9
26
VSS10
31
VSS11
32
VSS12
37
VSS13
38
VSS14
43
VSS15
+0.75V_DDR_VTT
R10822R108
22
3
BSS138-7-F
BSS138-7-F
1
JDIM3B
JDIM3B
AS0A626-N2RN-7H
AS0A626-N2RN-7H
2
Q23
Q23
SODIMM# A0 Decoupling
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
(204P)
(204P)
VTT1
VTT2
G1
G2
H1
H2
RUN_ON# 51
2
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
203
204
205
206
207
208
+0.75V_DDR_VTT
1
C42
C139
C139
C55
C55
C140
10U
10U
X5R
X5R
X5R
X5R
C232
C232
1U/6.3V_4
1U/6.3V_4
C140
10U
10U
X5R
X5R
X5R
X5R
C221
C221
1U/6.3V_4
1U/6.3V_4
10U
10U
X5R
X5R
X5R
X5R
+0.75V_DDR_VTT
A A
5
4
X5R
X5R
C231
C231
1U/6.3V_4
1U/6.3V_4
C42
C59
C59
10U
10U
10U
10U
X5R
X5R
X5R
X5R
C220
C220
1U/6.3V_4
1U/6.3V_4
X5R
X5R
3
C52
C52
C136
C136
.1U/10V_4
.1U/10V_4
10U
10U
X5R
X5R
X5R
X5R
C229
C229
10U
10U
X5R
X5R
C54
C54
.1U/10V_4
.1U/10V_4
C135
C135
.1U/10V_4
.1U/10V_4
X5R
X5R
X5R
X5R
C53
C53
.1U/10V_4
.1U/10V_4
C105
C105
+
+
C83
C83
330U
330U
.1U/10V_4
.1U/10V_4
X5R
X5R
<Material>
<Material>
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
DDR3 DIMM-A0
DDR3 DIMM-A0
DDR3 DIMM-A0
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
14 54 Monday, September 13, 2010
14 54 Monday, September 13, 2010
14 54 Monday, September 13, 2010
of
of
of
5
1123GC: Update JDIM7000 footprint to 9.2mm, RVS type.
JDIM4A
M_A_A[15:0] 5,14
D D
M_A_BS#0 5,14
M_A_BS#1 5,14
M_A_BS#2 5,14
M_A_CS# 2 7
M_A_CS# 3 7
M_A_CLK2 7
M_A_CLK2# 7
M_A_CLK3 7
M_A_CLK3# 7
M_A_CKE2 7
M_A_CKE3 7
M_A_CAS# 5,14
M_A_RAS# 5,14
M_A_W E# 5,14
WLAN_SMBCLK 14,16,17,35,36
WLAN_SMBDATA 14,16,17,35,36
M_A_ODT2 7
M_A_ODT3 7
M_A_DM[7:0] 5,14
C C
+3.3V_RUN
R117
R117
*10K_NC
*10K_NC
1 2
SA1_DIM0_1 SA0_DIM0_1
R131
R131
10K
10K
1 2
M_A_DQS[7:0] 5,14
M_A_DQS#[7:0] 5,14
R116
R116
10K
10K
1 2
R130
R130
*10K_NC
*10K_NC
1 2
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_A15
SA0_DIM0_1
SA1_DIM0_1
WLAN_SMBCLK
WLAN_SMBDATA
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
JDIM4A
98
A0
97
A1
96
A2
95
H9.2,RVS
A3
92
A4
91
A5
90
A6
86
A7
89
A8
85
A9
107
A10/AP
84
A11
83
A12/BC#
119
A13
80
A14
78
A15
109
BA0
108
BA1
79
BA2
114
S0#
121
S1#
101
CK0
103
CK0#
102
CK1
104
CK1#
73
CKE0
74
CKE1
115
CAS#
110
RAS#
113
WE#
197
SA0
201
SA1
202
SCL
200
SDA
116
ODT0
120
ODT1
11
DM0
28
DM1
46
DM2
63
DM3
136
DM4
153
DM5
170
DM6
187
DM7
12
DQS0
29
DQS1
47
DQS2
64
DQS3
137
DQS4
154
DQS5
171
DQS6
188
DQS7
10
DQS#0
27
DQS#1
45
DQS#2
62
DQS#3
135
DQS#4
152
DQS#5
169
DQS#6
186
DQS#7
AS0A626-JARG-7H_DIS
AS0A626-JARG-7H_DIS
8X01
0413>Add _DIS for SODIMM
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
(204P)
(204P)
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194
M_A_DQ4
M_A_DQ5
M_A_DQ7
M_A_DQ6
M_A_DQ0
M_A_DQ1
M_A_DQ3
M_A_DQ2
M_A_DQ12
M_A_DQ13
M_A_DQ15
M_A_DQ14
M_A_DQ9
M_A_DQ8
M_A_DQ11
M_A_DQ10
M_A_DQ16
M_A_DQ17
M_A_DQ22
M_A_DQ23
M_A_DQ21
M_A_DQ20
M_A_DQ19
M_A_DQ18
M_A_DQ28
M_A_DQ29
M_A_DQ27
M_A_DQ26
M_A_DQ24
M_A_DQ25
M_A_DQ31
M_A_DQ30
M_A_DQ37
M_A_DQ32
M_A_DQ35
M_A_DQ34
M_A_DQ36
M_A_DQ33
M_A_DQ39
M_A_DQ38
M_A_DQ44
M_A_DQ45
M_A_DQ43
M_A_DQ46
M_A_DQ40
M_A_DQ41
M_A_DQ47
M_A_DQ42
M_A_DQ52
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ48
M_A_DQ53
M_A_DQ55
M_A_DQ54
M_A_DQ56
M_A_DQ60
M_A_DQ62
M_A_DQ63
M_A_DQ61
M_A_DQ57
M_A_DQ58
M_A_DQ59
4
M_A_DQ[63:0] 5,14
CHA_DIMM1_LOW
+3.3V_RUN
C209
C209
2.2U/6.3V_6
2.2U/6.3V_6
X5R
X5R
DDR3_DRAMRST# 4,14,16,17
M_VREF_DQ_DIMM0
2.2U/6.3V_6
2.2U/6.3V_6
M_VREF_CA_DIMM0
2.2U/6.3V_6
2.2U/6.3V_6
C4
C4
X5R
X5R
C160
C160
X5R
X5R
3
+1.5V_SUS
2.48A
C204
C204
.1U/10V_4
.1U/10V_4
X5R
X5R
C5
C5
.1U/10V_4
.1U/10V_4
X5R
X5R
C158
C158
.1U/10V_4
.1U/10V_4
X5R
X5R
PM_EXTTS#0
PM_EXTTS#0 4,14
JDIM4B
JDIM4B
75
VDD1
76
VDD2
81
VDD3
82
VDD4
87
VDD5
88
VDD6
93
VDD7
94
VDD8
99
VDD9
100
VDD10
105
VDD11
106
VDD12
111
VDD13
112
VDD14
117
VDD15
118
VDD16
123
VDD17
124
VDD18
199
VDDSPD
77
NC1
122
NC2
125
NCTEST
198
EVENT#
30
RESET#
1
VREF_DQ
126
VREF_CA
2
VSS1
3
VSS2
8
VSS3
9
VSS4
13
VSS5
14
VSS6
19
VSS7
20
VSS8
25
VSS9
26
VSS10
31
VSS11
32
VSS12
37
VSS13
38
VSS14
43
VSS15
AS0A626-JARG-7H_DIS
AS0A626-JARG-7H_DIS
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
(204P)
(204P)
VTT1
VTT2
G1
G2
H1
H2
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
203
204
205
206
207
208
2
+0.75V_DDR_VTT
1
X01 19
X01 39
B B
SA1 SA0
CHA0
00
01
CHA1
10
CHB0
11
CHB1
Note:
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32
+1.5V_SUS
X5R
X5R
SODIMM# A1 Decoupling
+
+
C64
C64
C106
C47
C74
C74
C70
C70
10U
10U
10U
10U
X5R
X5R
X5R
X5R
C47
C62
C62
10U
10U
10U
10U
X5R
X5R
X5R
X5R
C46
C46
C48
C48
10U
10U
10U
10U
X5R
X5R
X5R
X5R
C80
C80
.1U/10V_4
.1U/10V_4
X5R
X5R
C137
C137
.1U/10V_4
.1U/10V_4
X5R
X5R
C79
C79
.1U/10V_4
.1U/10V_4
X5R
X5R
C106
.1U/10V_4
.1U/10V_4
C186
C186
*330U_NC
*330U_NC
.1U/10V_4
.1U/10V_4
X5R
X5R
14.
+0.75V_DDR_VTT
A A
X5R
X5R
5
4
C211
C211
1U/6.3V_4
1U/6.3V_4
X5R
X5R
C222
C222
1U/6.3V_4
1U/6.3V_4
X5R
X5R
C215
C215
1U/6.3V_4
1U/6.3V_4
X5R
X5R
C216
C216
1U/6.3V_4
1U/6.3V_4
C200
C200
*10U_NC
*10U_NC
X5R
X5R
13.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
2
Date: Sheet
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
DDR3 DIMM-A1
DDR3 DIMM-A1
DDR3 DIMM-A1
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
15 54 Monday, September 13, 2010
15 54 Monday, September 13, 2010
15 54 Monday, September 13, 2010
of
of
of
5
1123GC: Update JDIM7003 footprint 5.2mm, Ruv type.
JDIM1A
M_B_A[15:0] 5,17
D D
M_B_BS#0 5,17
M_B_BS#1 5,17
M_B_BS#2 5,17
M_B_CS# 0 5
M_B_CS# 1 5
M_B_CLK0 5
M_B_CLK0# 5
M_B_CLK1 5
M_B_CLK1# 5
M_B_CKE0 5
M_B_CKE1 5
M_B_CAS# 5,17
M_B_RAS# 5,17
M_B_W E# 5,17
WLAN_SMBCLK 14,15,17,35,36
WLAN_SMBDATA 14,15,17,35,36
M_B_ODT0 5
M_B_ODT1 5
M_B_DM[7:0] 5,17
C C
+3.3V_RUN
R96
R96
10K
10K
1 2
SA1_DIM1_0 SA0_DIM1_0
R91
R91
*10K_NC
*10K_NC
1 2
CHA0
B B
CHA1
CHB0
CHB1
Note:
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34
M_B_DQS[7:0] 5,17
M_B_DQS#[7:0] 5,17
R102
R102
*10K_NC
*10K_NC
1 2
R107
R107
10K
10K
1 2
SA1 SA0
00
01
10
11
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15
SA0_DIM1_0
SA1_DIM1_0
WLAN_SMBCLK
WLAN_SMBDATA
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
98
97
96
95
92
91
90
86
89
85
107
84
83
119
80
78
109
108
79
114
121
101
103
102
104
73
74
115
110
113
197
201
202
200
116
120
11
28
46
63
136
153
170
187
12
29
47
64
137
154
171
188
10
27
45
62
135
152
169
186
JDIM1A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12/BC#
A13
A14
A15
BA0
BA1
BA2
S0#
S1#
CK0
CK0#
CK1
CK1#
CKE0
CKE1
CAS#
RAS#
WE#
SA0
SA1
SCL
SDA
ODT0
ODT1
DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS#0
DQS#1
DQS#2
DQS#3
DQS#4
DQS#5
DQS#6
DQS#7
AS0A626-N2RN-7H
AS0A626-N2RN-7H
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
(204P)
(204P)
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194
4
M_B_DQ5
M_B_DQ4
M_B_DQ3
M_B_DQ7
M_B_DQ1
M_B_DQ0
M_B_DQ2
M_B_DQ6
M_B_DQ8
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ12
M_B_DQ9
M_B_DQ11
M_B_DQ10
M_B_DQ17
M_B_DQ21
M_B_DQ18
M_B_DQ23
M_B_DQ20
M_B_DQ16
M_B_DQ19
M_B_DQ22
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ31
M_B_DQ28
M_B_DQ29
M_B_DQ27
M_B_DQ30
M_B_DQ37
M_B_DQ36
M_B_DQ34
M_B_DQ35
M_B_DQ33
M_B_DQ32
M_B_DQ39
M_B_DQ38
M_B_DQ41
M_B_DQ40
M_B_DQ43
M_B_DQ42
M_B_DQ45
M_B_DQ44
M_B_DQ47
M_B_DQ46
M_B_DQ49
M_B_DQ48
M_B_DQ55
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ50
M_B_DQ60
M_B_DQ56
M_B_DQ62
M_B_DQ63
M_B_DQ57
M_B_DQ61
M_B_DQ58
M_B_DQ59
Bit swap
M_B_DQ[63:0] 5,17
CHB_DIMM0_LOW
M_VREF_CA_DIMM1
S3 Power reduce
+1.5V_SUS
C56
C56
C63
C63
10U
10U
10U
10U
X5R
X5R
X5R
X5R
+3.3V_RUN
C202
C202
2.2U/6.3V_6
2.2U/6.3V_6
X5R
X5R
PM_EXTTS#1 4,17
DDR3_DRAMRST# 4,14,15,17
M_VREF_DQ_DIMM1
C12
C12
2.2U/6.3V_6
2.2U/6.3V_6
X5R
X5R
C168
C168
2.2U/6.3V_6
2.2U/6.3V_6
X5R
X5R
R24
R24
100K
100K
1 2
C148
C148
10U
10U
X5R
X5R
X5R
X5R
3
+1.5V_SUS
75
76
81
82
87
88
93
94
99
100
105
106
111
112
117
9
8
7
6
5
1 2
X7R
X7R
M_VREF_DQ_DIMM1 +M_VREF_DQ_DIMM1
118
123
124
199
77
122
125
198
30
1
126
2
3
8
9
13
14
19
20
25
26
31
32
37
38
43
RST_GATE 4,11,14
C192
C192
.1U/10V_4
.1U/10V_4
X5R
X5R
PM_EXTTS#1
C14
C14
.1U/10V_4
.1U/10V_4
X5R
X5R
C167
C167
.1U/10V_4
.1U/10V_4
X5R
X5R
R25 *0_NC R25 *0_NC
Q5 FDMS7670 Q5 FDMS7670
3
2
1
4
C29 0.047U 10
C29 0.047U 10
SODIMM# B0 Decoupling
C75
C75
C161
C142
C142
10U
10U
C96
C96
10U
10U
X5R
X5R
X5R
X5R
C161
10U
10U
.1U/10V_4
.1U/10V_4
X5R
X5R
JDIM1B
JDIM1B
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDDSPD
NC1
NC2
NCTEST
EVENT#
RESET#
VREF_DQ
VREF_CA
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
AS0A626-N2RN-7H
AS0A626-N2RN-7H
C132
C132
.1U/10V_4
.1U/10V_4
X5R
X5R
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
X5R
X5R
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
(204P)
(204P)
VTT1
VTT2
G1
G2
H1
H2
C146
C146
.1U/10V_4
.1U/10V_4
2
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
203
204
205
206
207
208
+0.75V_DDR_VTT
+
X5R
X5R
C95
C95
.1U/10V_4
.1U/10V_4
+
C150
C150
*330U_NC
*330U_NC
C50
C50
.1U/10V_4
.1U/10V_4
X5R
X5R
1
14.
+0.75V_DDR_VTT
C230
C226
C225
C225
C228
C228
1U/6.3V_4
1U/6.3V_4
1U/6.3V_4
1U/6.3V_4
A A
X5R
X5R
X5R
X5R
X5R
X5R
C227
C227
1U/6.3V_4
1U/6.3V_4
X5R
X5R
C226
1U/6.3V_4
1U/6.3V_4
C230
10U
10U
X5R
X5R
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
DDR3 DIMM-B0
DDR3 DIMM-B0
DDR3 DIMM-B0
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
16 54 Monday, September 13, 2010
16 54 Monday, September 13, 2010
16 54 Monday, September 13, 2010
of
of
of
5
1123GC: Update JDIM7001 footprint to 9.2mm, RVS type.
JDIM2A
M_B_A[15:0] 5,16
D D
M_B_BS#0 5,16
M_B_BS#1 5,16
M_B_BS#2 5,16
M_B_CS# 2 7
M_B_CS# 3 7
M_B_CLK2 7
M_B_CLK2# 7
M_B_CLK3 7
M_B_CLK3# 7
M_B_CKE2 7
M_B_CKE3 7
M_B_CAS# 5,16
M_B_RAS# 5,16
M_B_W E# 5,16
WLAN_SMBCLK 14,15,16,35,36
WLAN_SMBDATA 14,15,16,35,36
M_B_ODT2 7
M_B_ODT3 7
M_B_DM[7:0] 5,16
C C
+3.3V_RUN
R109
R109
10K
10K
1 2
SA1_DIM1_1 SA0_DIM1_1
R124
R124
*10K_NC
*10K_NC
1 2
M_B_DQS[7:0] 5,16
M_B_DQS#[7:0] 5,16
R110
R110
10K
10K
1 2
R125
R125
*10K_NC
*10K_NC
1 2
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_A15
SA0_DIM1_1
SA1_DIM1_1
WLAN_SMBCLK
WLAN_SMBDATA
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
JDIM2A
98
A0
97
A1
96
A2
95
A3
92
A4
91
A5
90
A6
86
A7
89
A8
85
A9
107
A10/AP
84
A11
83
A12/BC#
119
A13
80
A14
78
A15
109
BA0
108
BA1
79
BA2
114
S0#
121
S1#
101
CK0
103
CK0#
102
CK1
104
CK1#
73
CKE0
74
CKE1
115
CAS#
110
RAS#
113
WE#
197
SA0
201
SA1
202
SCL
200
SDA
116
ODT0
120
ODT1
11
DM0
28
DM1
46
DM2
63
DM3
136
DM4
153
DM5
170
DM6
187
DM7
12
DQS0
29
DQS1
47
DQS2
64
DQS3
137
DQS4
154
DQS5
171
DQS6
188
DQS7
10
DQS#0
27
DQS#1
45
DQS#2
62
DQS#3
135
DQS#4
152
DQS#5
169
DQS#6
186
DQS#7
AS0A626-JARG-7H_DIS
AS0A626-JARG-7H_DIS
8X01
0413>Add _DIS for SODIMM
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
(204P)
(204P)
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
5
7
15
17
4
6
16
18
21
23
33
35
22
24
34
36
39
41
51
53
40
42
50
52
57
59
67
69
56
58
68
70
129
131
141
143
130
132
140
142
147
149
157
159
146
148
158
160
163
165
175
177
164
166
174
176
181
183
191
193
180
182
192
194
4
M_B_DQ4
M_B_DQ5
M_B_DQ7
M_B_DQ3
M_B_DQ0
M_B_DQ1
M_B_DQ6
M_B_DQ2
M_B_DQ8
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ9
M_B_DQ12
M_B_DQ10
M_B_DQ11
M_B_DQ21
M_B_DQ17
M_B_DQ18
M_B_DQ23
M_B_DQ20
M_B_DQ16
M_B_DQ22
M_B_DQ19
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ31
M_B_DQ28
M_B_DQ29
M_B_DQ27
M_B_DQ30
M_B_DQ36
M_B_DQ37
M_B_DQ35
M_B_DQ34
M_B_DQ33
M_B_DQ32
M_B_DQ39
M_B_DQ38
M_B_DQ40
M_B_DQ41
M_B_DQ43
M_B_DQ42
M_B_DQ45
M_B_DQ44
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ55
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ50
M_B_DQ60
M_B_DQ56
M_B_DQ63
M_B_DQ62
M_B_DQ57
M_B_DQ61
M_B_DQ58
M_B_DQ59
Bit swap
M_B_DQ[63:0] 5,16
CHB_DIMM1_HEIGHT
+3.3V_RUN
M_VREF_DQ_DIMM1
M_VREF_CA_DIMM1
C205
C205
2.2U/6.3V_6
2.2U/6.3V_6
X5R
X5R
PM_EXTTS#1 4,16
DDR3_DRAMRST# 4,14,15,16
2.2U/6.3V_6
2.2U/6.3V_6
2.2U/6.3V_6
2.2U/6.3V_6
C24
C24
C163
C163
3
+1.5V_SUS
C207
C207
.1U/10V_4
.1U/10V_4
X5R
X5R
PM_EXTTS#1
C27
C27
.1U/10V_4
.1U/10V_4
X5R
X5R
X5R
X5R
C162
C162
.1U/10V_4
.1U/10V_4
X5R
X5R
X5R
X5R
JDIM2B
JDIM2B
75
VDD1
76
VDD2
81
VDD3
82
VDD4
87
VDD5
88
VDD6
93
VDD7
94
VDD8
99
VDD9
100
VDD10
105
VDD11
106
VDD12
111
VDD13
112
VDD14
117
VDD15
118
VDD16
123
VDD17
124
VDD18
199
VDDSPD
77
NC1
122
NC2
125
NCTEST
198
EVENT#
30
RESET#
1
VREF_DQ
126
VREF_CA
2
VSS1
3
VSS2
8
VSS3
9
VSS4
13
VSS5
14
VSS6
19
VSS7
20
VSS8
25
VSS9
26
VSS10
31
VSS11
32
VSS12
37
VSS13
38
VSS14
43
VSS15
AS0A626-JARG-7H_DIS
AS0A626-JARG-7H_DIS
PC2100 DDR3 SDRAM SO-DIMM
PC2100 DDR3 SDRAM SO-DIMM
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
(204P)
(204P)
VTT1
VTT2
G1
G2
H1
H2
44
48
49
54
55
60
61
65
66
71
72
127
128
133
134
138
139
144
145
150
151
155
156
161
162
167
168
172
173
178
179
184
185
189
190
195
196
203
204
205
206
207
208
+0.75V_DDR_VTT
2
1
X01 19
X01 39
SA1 SA0
CHA0
CHA1
CHB0
CHB1
00
01
10
11
+1.5V_SUS
C141
C141
C134
C134
C111
C111
10U
10U
X5R
X5R
X5R
X5R
+0.75V_DDR_VTT
C214
C214
1U/6.3V_4
1U/6.3V_4
X5R
X5R
5
4
X5R
X5R
10U
10U
C223
C223
1U/6.3V_4
1U/6.3V_4
10U
10U
X5R
X5R
C224
C224
1U/6.3V_4
1U/6.3V_4
X5R
X5R
SODIMM# B1 Decoupling
C112
C112
C60
C60
10U
10U
10U
10U
X5R
X5R
X5R
X5R
X5R
X5R
C213
C213
1U/6.3V_4
1U/6.3V_4
X5R
X5R
3
+
X5R
X5R
C133
C133
.1U/10V_4
.1U/10V_4
2
+
C121
C121
330U
330U
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
Project Name:
Project Name:
Title
Title
Title
DDR3 DIMM-B1
DDR3 DIMM-B1
DDR3 DIMM-B1
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Project Name:
GM7B_MB F3A
GM7B_MB F3A
GM7B_MB F3A
1
GM7B
GM7B
GM7B
17 54 Monday, September 13, 2010
17 54 Monday, September 13, 2010
17 54 Monday, September 13, 2010
of
of
of
C124
C124
C77
C77
C82
C82
10U
10U
X5R
X5R
.1U/10V_4
.1U/10V_4
X5R
X5R
.1U/10V_4
.1U/10V_4
X5R
X5R
C125
C125
.1U/10V_4
.1U/10V_4
X5R
X5R
C99
C99
.1U/10V_4
.1U/10V_4
B B
Note:
SO-DIMMA SPD Address is 0xA6
SO-DIMMA TS Address is 0x36
A A