POWER INT100S Datasheet

INT100

N/C

PI-1067-101493

DDH

HS RTN HS RTN HS OUT N/C N/C

HS IN

LS IN

COM

LS RTN LS OUT

16 15 14 13 12 11 10



1 2 3 4 5 6 7 8

HS RTN

COM

N/C



Half-Bridge Driver IC

Low-Side and High-side Drive with Simultaneous Conduction Lockout

Product Highlights

5 V CMOS Compatible Control Inputs

• Combines logic inputs for low and high-side drives

• Schmidt-triggered inputs for noise immunity

®

Built-in High-voltage Level Shifters

• Can withstand up to 800 V for direct interface to the HVreferenced high-side switch

• Pulsed internal high-voltage level shifters reduce power consumption

Gate Drive Outputs for External MOSFETs

• Provides 300 mA sink/150 mA source current

• Can drive MOSFET gates at up to 15 V

• External MOSFET allows flexibility in design for various motor sizes

Built-in Protection Features

• Simultaneous conduction lockout protection

• Undervoltage lockout

Description

The INT100 half-bridge driver IC provides gate drive for external low-side and high-side MOSFET switches. The INT100 provides a simple, cost-effective interface between low-voltage control logic and high-voltage loads. The INT100 is designed to be used with rectified 110 V or 220 V supplies. Both highside and low-side switches can be controlled independently from ground-referenced 5 V logic inputs.

DDH

HS OUT

HS IN LS IN

COM

Figure 1. Typical Application

HS RTN

LS OUT

LS

RTN

INT100

PI-1807-031296

Built-in protection logic prevents both switches from turning on at the same time and shorting the high voltage supply. Pulsed internal level shifting saves power and provides enhanced noise immunity. The circuit is powered from a nominal 15 V supply to provide adequate gate drive for external N-channel MOSFETs. A floating high-side supply is derived from the low-voltage rail by using a simple bootstrap technique.

Applications for the INT100 include motor drives, electronic ballasts, and uninterruptible power supplies. Multiple devices can also be used to implement full-bridge and multi-phase configurations.

The INT100 is available in a 16-pin plastic SOIC package.

Figure 2. Pin Configuration.

ORDERING INFORMATION

PART NUMBER

INT100S

PACKAGE

OUTLINE

ISOLATION

VOLTAGE

800 VS16A

June 1996

INT100

DDH

LINEAR

REGULATOR

UV

LOCKOUT

HS IN

LS IN

LINEAR

REGULATOR

UV

LOCKOUT

DISCRIMINATOR

PULSE

CIRCUIT

DELAY

HS OUT

HS RTN

LS OUT

COM

Figure 3. Functional Block Diagram of the INT100

6/96

LS RTN

PI-1083A-013194

Pin Functional Description

INT100

Pin 1: V

supplies power to the logic, high-

side interface, and low-side driver.

Pin 7: LS RTN is the power reference point for

the low-side circuitry, and should be connected to the source of the low-side

Pin 2:

Active-low logic level input

HSINHSIN

HSIN

HSINHSIN

controls the high-side driver output.

MOSFET and to the COM pin.

Pin 8: LS OUT is the driver output which

Pin 3:

controls the low-side MOSFET.

Active-high logic level input LS IN controls the low-side driver output.

Pin 11: HS OUT is the driver output which

Pin 4, 5:

controls the high-side MOSFET.

COM connection is used as the analog reference point for the circuit.

INT100 Functional Description

5 V Regulators

Both low-side and high-side driver circuits incorporate a 5 V linear regulator circuit. The low-side regulator provides the supply voltage for the control logic and high-voltage level shift circuit. This allows

HSIN

and LS IN to be directly compatible with 5 V CMOS logic without the need of an external 5 V supply. The high-side regulator provides the supply voltage for the noise rejection circuitry and high-side control logic.

Undervoltage Lockout

The undervoltage lockout circuit for the low-side driver disables both the LS OUT and HS OUT pins whenever the VDD power supply falls below typically

9.0 V, and maintains this condition until the VDD power supply rises above typically 9.35 V. This guarantees that both MOSFETs will remain off during power-up or fault conditions.

The undervoltage lockout circuit for the high-side driver disables the HS OUT pin whenever the V

power supply

DDH

falls below typically 9.0 V, and maintains this condition until the V

DDH

power

supply rises above typically 9.35 V.

This guarantees that the high-side MOSFET will be off during power-up or fault conditions.

Level Shift

The level shift control circuitry of the low-side driver is connected to integrated high-voltage N-channel MOSFET transistors which perform the levelshifting function for communication to the high-side driver. Controlled current capability allows the drain voltage to float with the high-side driver. Two individual channels produce a true differential communication channel for accurately controlling the high-side driver in the presence of fast moving high-voltage waveforms. The high voltage level shift transistors employed exhibit very low output capacitance, minimizing the displacement currents between the low-side and high-side drivers during fast moving voltage transients created during switching of the external MOSFETs. As a result, power dissipation is minimized and noise immunity optimized.

The pulse circuit provides the two highvoltage level shifters with precise timing

Pin 12,13,14: HS RTN is the power reference point

for the high-side circuitry, and should be connected to the source of the high-side MOSFET.

Pin 15: V

supplies power to the high-side

DDH

control logic and output driver. This is normally connected to a high-side referenced bootstrap circuit or can be supplied from a separate floating power supply.

signals. These signals are used by the discriminator to reject spurious noise. The combination of differential communication with the precise timing provides maximum immunity to noise.

Simultaneous Conduction Lockout

A latch prevents the low-side driver and high-side driver from being on at the same time, regardless of the input signals.

Delay Circuit

The delay circuit matches the low-side propagation delay with the combination of the pulse circuit, high voltage level shift, and high-side driver propagation delays. This ensures that the low-side driver and high-side driver will never be on at the same time during switching transitions in either direction.

Driver

The CMOS drive circuitry on both lowside and high-side driver ICs provide drive power to the gates of the external MOSFETs. The drivers consist of a CMOS buffer capable of driving external transistor gates at up to 15 V.

6/96

INT100

100

0 100 200

Gate Charge (nC)

Switching Frequncy (kHz)

200

300

400

PI-1663-112095

VIN = 200 V VIN = 300 V VIN = 400 V

HV+

HS IN

LS IN

1 2 3 4 5 6 7 8

16 15 14 13 12 11 10

INT100

HV-

Figure 4. Using the INT100 in a 3-phase Configuration.



PHASE 2

PHASE 1

PHASE 3

PI-1458-042695

6/96

Figure 5. Gate Charge versus Switching Frequency.

+ 8 hidden pages