REGISTER 0X340: TXIDCC INDIRECT LINK ACCESS................................. 252
REGISTER 0X342: TXIDCC INDIRECT LINK DATA REGISTER 1 ................ 254
REGISTER 0X350: RXIDCC INDIRECT LINK ACCESS ................................ 254
REGISTER 0X352: RXIDCC INDIRECT LINK DATA REGISTER 1................ 256
REGISTER 0X366: DLL CONTROL STATUS................................................. 257
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USExvii
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
1 DEFINITIONS
Table 2 Terminology
TermDefinition
Any-PHYInteroperable version of UTOPIA and UTOPIA L2, with
inband addressing.
ATMAsynchronous Transfer Mode
CDVCell Delay Variation
CTCCommon Transmit Clock
DLLDelay Locked Loop
ECBIEnhanced Common Bus Interface (asynchronous
register bus and interface)
FIFOFirst-In-First-Out
FramedFraming information available – may be channelized or
unchannelized.
HECHeader Error Check
HCSHeader Check Sequence
ICPIMA Control Protocol Cell
IDCCIMA Data Cell Clock
IDCRIMA Data Cell Rate
IFSNIMA Frame Sequence Number
IMAInverse Multiplexing for ATM
ITCIndependent Transmit Clock
LCDLoss of Cell Delineation
LIDLink ID
LSILink Stuff Indication
MIBManagement Information Base
MCFDMulti-Channel Cell Based FIFO
OAMOperation, Administration and Maintenance
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE1
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
OCDOut of Cell Delineation
PISOParallel in Serial Out
PMPlane Management
RCASReceive Channel Assigner
RDATRX IMA Data Processor
RIPPRX IMA Protocol Processor
RMTSRX Master TX Slave
SIPOSerial in Parallel Out
SPESynchronous Payload Envelope
TCTransmission Convergence
TCASTransmit Channel Assigner
TDMTime Division Multiplexing
TRLTiming Reference Link
TRLCRTRL Cell Rate
TSBTelecom Systems Block
TCTransmission Convergence
TIMATX IMA Processor
UnframedNo framing information available
UTOPIAUniversal Test & Operations PHY Interface for ATM
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE2
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
2 FEATURES
The PM7340 S/UNI-IMA-8 is a monolithic integrated circuit that implements the
Inverse Multiplexing for ATM (IMA 1.1) protocol with backward compatibility to
IMA 1.0 and the Transmission Convergence (TC) layer function. The S/UNIIMA-8 supports 8 T1, E1 or unchannelized links where each link is dynamically
configurable to support either IMA 1.1, backward compatible IMA 1.0, ATM over
T1/E1, ATM over fractional T1/E1 or ATM HEC cell delination for unchannelized
links Unchannelized links may be used to support applications such as ADSL.
Standards Supported
• ATM Forum Inverse Multiplexing for ATM Specification Version 1.1, March
1999
• ATM Forum Inverse Multiplexing for ATM Specification Version 1.0 – supports
the method of reporting Rx cell information as in Appendix C.8 of the ATM
Forum Inverse Multiplexing for ATM Specification Version 1.1 for symmetrical
configurations with M=128.
• I.432-1 B-ISDN user network interface – Physical Layer specification: General
• Optionally supports receive cell payload unscrambling and transmit cell
payload scrambling.
• Provides TC layer statistics counts and alarms for MIB support.
Interface Support
• Supports 8 individual serial T1, E1 or unchannelized links via a 2-pin clock
and data interface.
• Supports ATM over fractional T1/E1 by providing the capability to select any
DS0 timeslots that are active in a link.
• Serial link interface supports both independent transmit clock (ITC) and
common transmit clock (CTC) options.
• Interfaces to a 1M x 16 SDRAM for 279 msec of T1, 226 msec of E1
differential delay tolerance through a 16-bit SDRAM interface.
• Provides a 16-bit microprocessor bus interface for configuration and Link and
Unit Management.
• ATM receive interface supports 8- and 16-bit UTOPIA L2 or Any-PHY cell
interfaces at clock rates up to 52 MHz.
• Any-PHY receive slave appears as a single device. The PHY-ID of each cell is
identified in the in-band address.
• UTOPIA L2 receive slave appears as a 31 port multi-PHY.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE5
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
• UTOPIA L2 receive slave can also appear as a single port with the logical port
provided as a prepend or in the HEC/UDF field.
• ATM transmit interface supports 8- and 16-bit UTOPIA L2 and Any-PHY cell
interfaces at clock rates up to 52 MHz.
• Each link configured for cell delineation or each IMA group appears as a PHY
port on the Any-PHY and UTOPIA L2 bus.
• Any-PHY transmit slave appears as an 8-port multi-PHY. The PHY-ID of each
cell is identified in the in-band address.
• UTOPIA L2 transmit slave appears as an 8-port multi-PHY.
• Seamlessly interconnects to PMC-Sierra’s PM7326 S/UNI-APEX ATM/Packet
Traffic Manager and Switch and PM7324 S/UNI-ATLAS ATM layer device.
Loopback and Diagnostic Features
• Supports UTOPIA L2/Any-PHY Loopback (global loopback– where all cells
received on the UTOPIA L2 / Any-PHY interface are looped back out)
• Supports Line Side Loopback (global loopback– where all data received on
the line side is looped back out)
• Supports the capability to trace ICP cells for any group
Software
• The S/UNI-IMA device driver, written in ANSI C, provides a well-defined
Application Programming Interface (API) for use by application software. Low
level utility functions are also provided for diagnostics and debugging
purposes. Software wrappers are used for RTOS-related functions making the
S/UNI-IMA device driver portable to any Real Time Operating System (RTOS)
and hardware environment. The S/UNI-IMA device driver is compatible
across the S/UNI-IMA family of devices.
Packaging
• Implemented in low power, 0.18 micron, 1.8V CMOS technology with TTL
compatible inputs and outputs.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE6
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
• Provides a standard 5-pin P1149 JTAG port.
• 324 ball PBGA, 23mm x 23mm
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE7
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
3 APPLICATIONS
• Digital Subscriber Line Access Multiplexers (DSLAMs)
• Access Concentrators
• Integrated Access Devices (IAD)
• Wireless Base Transceiver Stations
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE8
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
4 REFERENCES
• AF-PHY-0086.001 “Inverse Multiplexing for ATM (IMA) Specification Version
1.1”, March 1999
• I.432-1 B-ISDN User Network Interface – Physical Layer specification:
Multi-Service access equipment such as Integrated Access Devices (IADs) and
Access Concentrators consolidate voice, data, Internet, and video wide-area
network services over ATM unifying the functions of many different types of
equipment including CSUs, DSUs, multiplexers and FRADs. Figure 1 illustrates
an example of a multi-service access box using IMA over multiple T1/E1 lines for
WAN access.
Figure 1- Multi-Service Access – IADs and Access Concentrators.
AAL1
PM73124
AAL1gator-4
AAL2
PM73140
MECA-4A
Frame Relay over AAL5
PM7366
FREEDM-8
IWF/AAL5
SAR
UTOPIA L2 /
Any-PHY
On the lineside, the S/UNI-IMA-8 interfaces seamlessly to standard devices such
as the PM4354 COMET-QUAD T1/E1 Framer plus LIU.
5.2 Remote DSLAM WAN Uplink
IMA is ideally suited for remote DSLAM applications for several reasons. Firstly,
remote DSLAMs are physically located at remote sites of which many are served
by T1 or E1 lines. Secondly, the benefits of ATM have resulted in its almost
exclusive use in DSLAMs. Coupled with ATM, DSLAMs enable service providers
to utilize the bandwidth of the T1/E1 infrastructure for delivering integrated
services such as high-speed Internet access and real-time voice and video. ATM
over T1/E1 is a suitable DSLAM WAN uplink technology and IMA, due to its
PM7326
S/UNI-APEX
PM7324
S/UNI-ATLAS
UTOPIA L2
PM7340
S/UNI-IMA-8
Clock/Data
PM4354
COMET-
QUAD x 2
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE10
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
benefits of higher bandwidth, statistical gain and fault tolerance, is even more
suitable.
Figure 2 illustrates an example of the S/UNI-IMA-8 in a remote DSLAM WAN
uplink application.
Figure 2 -S/UNI-IMA-8 in a Remote DSLAM WAN Uplink Application.
UTOPIA L2 /
Any-PHY
PM7326
S/UNI-APEX
UTOPIA L2
Clock/Data
PM7351
S/UNI-VORTEX
PM7324
S/UNI-ATLAS
PM7340
S/UNI-IMA-8
PM4354
COMET-
QUAD x 2
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE11
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE12
CBWEB
CBA[11:0]
CBBS[1:0]
CBDQM
CBDQ[15:0]
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
DATA SHEET
PMC-2001723ISSUE 3INVERSE MULTIPLEXING OVER ATM
PM7340 S/UNI-IMA-8
7 DESCRIPTION
The PM7340 S/UNI-IMA-8 is a monolithic integrated circuit that implements the
Inverse Multiplexing for ATM (IMA 1.1) protocol with backward compatibility to
IMA 1.0 and the Transmission Convergence (TC) layer function.
IMA is a protocol designed to combine the transport bandwidth of multiple links
into a single logical link. The logical link is called a group. The S/UNI-IMA-8 can
support up to 4 independent groups with each group capable of supporting from
1 to 8 links. All links within an IMA group must be at the same nominal rate,
however the link rates within a group can be different across groups. The S/UNIIMA-8 can be programmed on a per link basis for cell delination or IMA.
The S/UNI-IMA-8 supports 8 T1, E1 or unchannelized links where each link is
dynamically configurable to support either IMA 1.1, backward compatible IMA
1.0, ATM over T1/E1, ATM over fractional T1/E1 or ATM HEC cell delination for
unchannelized links. Unchannelized links may be used to support applications
such as ADSL.
The S/UNI-IMA-8 supports a clock and data interface where eight 2-pin serial
clock and data interfaces are provided. Each clock and data interface can be
configured to simultaneously support combinations of either T1, E1, or
unchannelized links. Unchannelized links may be used to support applications
such as ADSL. Additionally, for cell delineation only, ATM over fractional T1/E1 is
supported by allowing individual DS0 timeslots to be configured as active or
inactive.
In the transmit direction, the S/UNI-IMA-8 accepts cells from the AnyPHY/UTOPIA interface. As per the IMA specification, the cells, destined for a
group, are distributed in a round-robin fashion to the links within the group,
adding IMA Control Protocol (ICP) cells, filler cells, and stuff cells as needed. The
ICP cells convey state information to the far end and are used to format an IMA
Frame. The IMA Frame is used as a mechanism to synchronize the links at the
far end. Cell rate decoupling is performed at the IMA sub-layer via filler cells.
Filler cells are used instead of physical layer cells for cell rate decoupling, thus a
continuous stream of cells is sent to the TC layer. The stuff cells are used to
maintain synchronization between links in a group by absorbing the rate
differential that exists when links are running at slightly different rates.
The data from the IMA sub-layer is passed on to the TC layer. In the TC layer, the
HEC is calculated and inserted into the cell headers; optional scrambling of the
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE13
Loading...
+ 304 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.