Philips TJA1041A User Manual

查询TJA1041供应商

INTEGRATED CIRCUITS

DATA SH EET

TJA1041A

High speed CAN transceiver

Product specification
Supersedes data of 2003 Sep 29

2004 Feb 20

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

FEATURES
Optimized for in-vehicle high speed communication

• Fully compatible with the ISO 11898 standard

• Communication speed up to 1 Mbit/s

• Very low ElectroMagnetic Emission (EME)

• Differential receiver with wide common-mode range,

offering high ElectroMagnetic Immunity (EMI)

• Passive behaviour when supply voltage is off

• Automatic I/O-level adaptation to the host controller

supply voltage

• Recessive bus DC voltage stabilization for further
improvement of EME behaviour

• Listen-only mode for node diagnosis and failure
containment

• Allows implementation of large networks (more than
110 nodes).

Low-power management

• Very low-current in standby and sleep mode, with local
and remote wake-up

• Capability to power down the entire node, still allowing
local and remote wake-up

• Wake-up source recognition.

Protection and diagnosis (detection and signalling)

• TXD dominant clamping handler with diagnosis

• RXD recessive clamping handler with diagnosis

• TXD-to-RXD short-circuit handler with diagnosis

• Over-temperature protection with diagnosis

• Undervoltage detection on pins VCC, V

and V

I/O

BAT

• Automotive environment transient protected bus pins
and pin V

BAT

• Short-circuit proof bus pins and pin SPLIT (to battery
and to ground)

• Bus line short-circuit diagnosis

• Bus dominant clamping diagnosis

• Cold start diagnosis (first battery connection).

GENERAL DESCRIPTION

The TJA1041A provides an advanced interface between
the protocol controllerand the physical bus in a Controller
Area Network (CAN) node. The TJA1041A is primarily
intended for automotive high-speed CAN applications (up
to 1 Mbit/s). The transceiver provides differential transmit
capability to the bus and differential receive capability to
the CAN controller. The TJA1041A is fully compatible to
the ISO 11898 standard, and offers excellent EMC
performance, very low power consumption, and passive
behaviour when supply voltage is off. The advanced
features include:

• Low-power management, supporting local and remote
wake-up with wake-up source recognition and the
capability to control the power supply in the rest of the
node

• Several protection and diagnosis functions including
short circuits of the bus lines and first battery connection

• Automatic adaptation of the I/O-levels, in line with the
supply voltage of the controller.

ORDERING INFORMATION

TYPE

NUMBER

NAME DESCRIPTION VERSION

PACKAGE

TJA1041AT SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
TJA1041AU − bare die; 1920 × 3190 × 380 µm −

2004 Feb 20 2

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

QUICK REFERENCE DATA

SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT

V

CC

V

I/O

V

BAT

I

BAT

V

CANH

V

CANL

V

SPLIT

V

esd

t

PD(TXD-RXD)

T

vj

DC voltage on pin V
DC voltage on pin V
DC voltage on pin V
V

input current V

BAT

CC
I/O
BAT

operating range 4.75 5.25 V
operating range 2.8 5.25 V
operating range 5 27 V

= 12 V 10 30 µA

BAT

DC voltage on pin CANH 0 < VCC< 5.25 V; no time limit −27 +40 V
DC voltage on pin CANL 0 < VCC< 5.25 V; no time limit −27 +40 V
DC voltage on pin SPLIT 0 < VCC< 5.25 V; no time limit −27 +40 V
electrostatic discharge voltage Human Body Model (HBM)

pins CANH, CANL and SPLIT −6+6kV
all other pins −4+4kV

propagation delay TXD to RXD V

= 0 V 40 255 ns

STB

virtual junction temperature −40 +150 °C

2004 Feb 20 3

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

BLOCK DIAGRAM

handbook, full pagewidth

TXD

EN

STB

WAKE

ERR

RXD

V

I/O

5

V

CCVBAT

310

TJA1041A

1

TIME-OUT

6

14

V

BAT

9

8

4

LEVEL

ADAPTOR

WAKE

COMPARATOR

V

I/O

V

I/O

MODE

CONTROL

+

FAILURE

DETECTOR

+

WAKE-UP

DETECTOR

RXD
RECESSIVE
DETECTION

TEMPERATURE

PROTECTION

DRIVER

V

CC

SPLIT

V

BAT

LOW POWER

RECEIVER

V

CC

NORMAL

RECEIVER

7

INH

13

CANH
CANL

12

11

SPLIT

2

GND

Fig.1 Block diagram.

2004 Feb 20 4

MNB115

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

PINNING

SYMBOL PIN DESCRIPTION

TXD 1 transmit data input
GND 2 ground
V

CC

RXD 4 receive data output; reads out data

V

I/O

EN 6 enable control input
INH 7 inhibit output for switching external

ERR 8 error and power-on indication output

WAKE 9 local wake-up input
V

BAT

SPLIT 11 common-mode stabilization output
CANL 12 LOW-level CAN bus line
CANH 13 HIGH-level CAN bus line
STB 14 standby control input (active LOW)

3 transceiver supply voltage input

from the bus lines

5 I/O-level adapter voltage input

voltage regulators

(active LOW)

10 battery voltage input

handbook, halfpage

TXD

GND

V

CC

RXD
V

I/O

EN

INH

1
2
3
4
5
6
7

TJA1041AT

MDB635

STB

14

CANH

13

CANL

12

SPLIT

11

V

10

BAT

WAKE

9

ERR

8

Fig.2 Pinning configuration.

FUNCTIONAL DESCRIPTION

Theprimary function of a CAN transceiver is to provide the
CAN physical layer as described in the ISO 11898
standard. In the TJA1041A this primary function is
complemented with a number of operating modes,
fail-safe features and diagnosis features, which offer
enhanced system reliability and advanced power
management functionality.

Operating modes

The TJA1041A can be operated in five modes, each with
specific features. Control pins STB and EN select the
operating mode. Changing between modes also gives
access to a number of diagnostics flags, available via
pin ERR. The following sections describe the five
operating modes. Table 1 shows the conditions for
selecting these modes. Figure 3 illustrates the mode
transitions when VCC, V

and V

I/O

are present.

BAT

2004 Feb 20 5

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

Table 1 Operating mode selection

CONTROL PINS INTERNAL FLAGS

OPERATING MODE PIN INH

STB EN UV

NOM

X X set X X

UV

pwon, wake-up

BAT

(1)

sleep mode; note 2 floating

cleared set one or both set standby mode H

both cleared no change from sleep mode floating

standby mode from any other mode H

L L cleared cleared one or both set standby mode H

both cleared no change from sleep mode floating

standby mode from any other mode H

L H cleared cleared one or both set standby mode H

both cleared no change from sleep mode floating

go-to-sleep command mode from any

(3)

H

other mode; note 3
H L cleared cleared X pwon/listen-only mode H
H H cleared cleared X normal mode; note 4 H

Notes

1. Setting the pwon flag or the wake-up flag will clear the UV

2. The transceiver directly enters sleep mode and pin INH is set floating when the UV
undervoltage detection time on either VCC or V

has elapsed before that voltage level has recovered).

I/O

NOM

flag.

flag is set (so after the

NOM

3. When go-to-sleep command mode is selected for longer than the minimum hold time of the go-to-sleep command,
the transceiver will enter sleep mode and pin INH is set floating.

4. On entering normal mode the pwon flag and the wake-up flag will be cleared.

2004 Feb 20 6

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

handbook, full pagewidth

PWON/LISTEN-

ONLY MODE

STB = H

and

EN = L

(EN = L or flag set)

STANDBY

STB = H and EN = L

and

UV

cleared

NOM

STB = L

and

MODE

STB = H

and

EN = L

STB = L

and

flag set

STB = H

and

EN = H

STB = H

and

EN = L

STB = L

and

EN = L

STB = L and EN = H

and

flags cleared

STB = L

and

(EN = L or flag set)

SLEEP

MODE

STB = H

and

EN = H

STB = L and EN = H

and

flags cleared

flags cleared

t > t

GO-TO-SLEEP

and

h(min)

NORMAL

MODE

STB = H

and

EN = H

COMMAND

MODE

STB = L

and

EN = H

STB = H and EN = H

and

UV

cleared

NOM

LEGEND:

= H, = L
flag set

flags cleared

logical state of pin
setting pwon and/or wake-up flag

pwon and wake-up flag both cleared

Fig.3 Mode transitions when VCC, V

NORMAL MODE
Normal mode is the mode for normal bi-directional CAN

communication. The receiver will convert the differential
analog bus signal on pins CANH and CANL into digital
data, available for output to pin RXD. The transmitter will
convert digital data on pin TXD into a differential analog
signal, available for output to the bus pins. The bus pins
are biased at 0.5VCC (via R

). Pin INH is active, so

i(cm)

voltage regulators controlled by pin INH (see Fig.4) will be
active too.

PWON/LISTEN-ONLY MODE
In pwon/listen-only mode the transmitter of the transceiver

is disabled, effectively providing a transceiver listen-only

MGU983

and V

I/O

are present.

BAT

behaviour. The receiver will still convert the analog bus
signal on pins CANH and CANL into digital data, available
for output to pin RXD. As in normal mode the bus pins are
biased at 0.5VCC, and pin INH remains active.

STANDBY MODE
The standby mode is the first-level power saving mode of

the transceiver, offering reduced current consumption.
In standby mode the transceiver is not able to transmit or
receive data and the low-power receiver is activated to
monitor bus activity. The bus pins are biased at ground
level (via R

). Pin INH is still active, so voltage

i(cm)

regulators controlled by this pin INH will be active too.

2004 Feb 20 7

Philips Semiconductors Product specification

High speed CAN transceiver TJA1041A

Pins RXD and ERR will reflect any wake-up requests
(provided that V

and VCC are present).

I/O

command mode, and also when the undervoltage
detection time on either VCC or V
voltagelevel has recovered. In sleep modethe transceiver

GO-TO-SLEEP COMMAND MODE
The go-to-sleep command mode is the controlled route for

entering sleep mode. In go-to-sleep command mode the
transceiver behaves as if in standby mode, plus a
go-to-sleep command is issued to the transceiver. After
remaining in go-to-sleep command mode for the minimum
hold time (t

), the transceiver will enter sleep mode.

h(min)

The transceiver will not enter the sleep mode if the state of
pins STB or EN is changed or the UV
wake-up flag is set before t

has expired.

h(min)

, pwon or

BAT

still behaves as described for standby mode, but now
pin INH is set floating. Voltage regulators controlled by
pin INH will be switched off, and the current into pin V
is reduced to a minimum. Waking up a node from sleep
mode is possible via the wake-up flag and (as long as the
UV

NOM

Internal flags

The TJA1041A makes use of seven internal flags for its
fail-safe fallback mode control and system diagnosis
support. Table 1 shows the relation between flags and

SLEEP MODE
The sleep mode is the second-level power saving mode of

the transceiver. Sleep mode is entered via the go-to-sleep

operating modes of the transceiver. Five of the internal
flags can be made available to the controller via pin ERR.
Table 2 shows the details on how to access these flags.
The following sections describe the seven internal flags.

Table 2 Accessing internal flags via pin ERR

Internal flag Flag is available on pin ERR

UV
UV

NOM
BAT

no by setting the pwon or wake-up flag
no when V

(1)

pwon in pwon/listen-only mode (coming from standby

mode, go-to-sleep command mode, or sleep mode)

wake-up in standby mode, go-to-sleep command mode, and

sleep mode (provided that V

and VCCare present)

I/O

wake-up source in normal mode (before the fourth dominant to

recessive edge on pin TXD; note 2)

bus failure in normal mode (after the fourth dominant to

recessive edge on pin TXD; note 2)

local failure in pwon/listen-only mode (coming from normal

mode)

elapses before that

I/O

flag is not set) via pin STB.

Flag is cleared

has recovered

BAT

on entering normal mode

on entering normal mode, or by setting the
pwon or UV

NOM

flag

on leaving normal mode, or by setting the
pwon flag

on re-entering normal mode

on entering normal mode or when RXD is
dominant while TXD is recessive (provided
that all local failures are resolved)

BAT

Notes

1. Pin ERRis an active-LOW output, so aLOW level indicates a set flaganda HIGH level indicates a clearedflag. Allow
pin ERR to stabilize for at least 8 µs after changing operating modes.

2. Allow for a TXD dominant time of at least 4 µs per dominant-recessive cycle.

2004 Feb 20 8