September 1994 5
Philips Semiconductors Product specification
Supply circuit with power-down for
telephone set peripherals
TEA1081
Input and output currents I1 and IO (pins 1 and 7)
The maximum available current into pin 1 (I
1
) is
determined by:
• The minimum line current (I
LINEmin
) that is available for
the telephone set
• The specified minimum input current (I
LNmin
) for the
speech/transmission circuit.
That is I
1max
= I
LINEmin
− I
LNmin
.
At V
LN(rms)
< 150 mV, the input current I1is approximately:
I1=I
INT
+k×IO (mA)
Where:
I
INT
= internal supply current (0.8 mA at VLN= 4 V);
k = correction factor (k < 1.1 for the specified output
current range).
With large line signals the instantaneous line voltage may
drop below VO+ 0.4 V. Normally (when VLN>VO+ 0.4 V),
instantaneous current flows from LN to QS (pin 1 to pin 7)
to the output load.
When VLN<VO+ 0.4 V, the instantaneous current is
diverted to pin 2 to prevent distortion of the line signal.
Fig.4 Output voltage as a function of line voltage.
RV connected between QS and VA.
(1) I1 = 5 mA.
(2) I1 = 20 mA.
(3) I1 = 30 mA; not valid for TEA1081T.
handbook, halfpage
0
6
4
2
0
210
MLC169
468
(1)
(2)
(3)
V
O
(V)
V (V)
LN
V
R = 100 kΩ
75 kΩ
50 kΩ
Input current at V
LN(rms)
= 1 V and without R
V
approximates to:
I1 = I
INT
+2×IO (mA)
The maximum supply current (within the specified output
current limits) available for peripheral devices is shown by:
I
Omax
=
Where:
I
LINEmin
is the minimum line current of the telephone set;
I
LNmin
is the specified minimum input current of the
speech/transmission circuit.
Input low-pass filter: IF (pin 5)
The input impedance between LN and VN at audio
frequencies is determined by the filter elements C
L
(between pins 1 and 5), RL (between pins 5 and 7) and the
internal resistor RS(typical value 20 Ω).
At audio frequencies the TEA1081 behaves as an inductor
of the value LI= CL× RL× RS (H). The typical value of LI at
CL = 2.2 µF and RL = 100 kΩ is 4.4 H.
Amplifier decoupling: AD (pin 3)
To ensure stability, a 68 pF decoupling capacitor is
required between AD (pin 3) and LN (pin 1).
If I
Omin
< 1.5 mA, a 47 pF capacitor has to be added
between AD (pin 3) and VA (pin 6).
Power-down inputs: PD and SP (pins 4 and 8)
During pulse dialling or register recall, or if the input current
to pin 1 is insufficient to maintain the output current, the
supply to peripheral devices can be switched off by
activating the PD input at pin 4. With PD = HIGH, the input
current is reduced to 40 µA (typ.) at V
LN
= 4 V and the
internal circuits are isolated from the load at QS (pin 7).
The power-down circuit is supplied via the SP input (pin 8).
SP can be wired to QS in conditions where VO>V
SPmin
during line interruptions. When VO<V
SPmin
, SP should be
wired to an external supply point (e.g. to VCC of the
TEA1060 family circuit).
When power-down is not required, the PD and SP inputs
can be left open-circuit.
I
LINEminILNmin
– I
INT
–
2
-----------------------------------------------------------