Philips Semiconductors |
Product specification |
|
|
|
|
SMPS control circuit |
SG3524 |
|
|
|
|
DESCRIPTION
This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included in a 16-pin dual-in-line package is the voltage reference, error amplifier, oscillator, pulse-width modulator, pulse steering flip-flop, dual alternating output switches and current-limiting and shut-down circuitry. This device can be used for switching regulators of either polarity, transformer-coupled DC-to-DC converters, transformerless voltage doublers and polarity converters, as well as other power control applications. The SG3524 is designed for commercial applications of 0°C to +70°C.
FEATURES
•Complete PWM power control circuitry
•Single ended or push-pull outputs
•Line and load regulation of 0.2%
•1% maximum temperature variation
•Total supply current is less than 10mA
•Operation beyond 100kHz
PIN CONFIGURATION
D, F, N Packages
|
|
|
|
|
|
|
INVERT INPUT |
1 |
|
|
|
16 |
VREF |
|
|
|
|
|
|
|
NON-INV INPUT |
2 |
|
|
|
15 |
VIN |
|
|
|
|
|
|
|
OSC OUTPUT |
3 |
|
|
|
14 |
EMITTER B |
|
|
|
|
|
|
|
(+)CL SENSE |
4 |
|
|
|
13 |
COLLECTOR B |
|
|
|
|
|
|
|
(±)CL SENSE |
5 |
|
|
|
12 |
COLLECTOR A |
|
|
|
|
|
|
|
RT |
6 |
|
|
|
11 |
EMITTER A |
|
|
|
|
|
|
|
CT |
7 |
|
|
|
10 |
SHUTDOWN |
|
|
|
|
|
|
|
GROUND |
8 |
|
|
|
9 |
COMPENSATION |
|
|
|
|
|
|
|
TOP VIEW |
SL00174 |
|
Figure 1. Pin Configuration
ORDERING INFORMATION
DESCRIPTION |
TEMPERATURE RANGE |
ORDER CODE |
DWG # |
|
|
|
|
16-Pin Plastic Dual In-Line Package (DIP) |
0 to +70°C |
SG3524N |
SOT38-4 |
|
|
|
|
16-Pin Ceramic Dual In-Line Package (CERDIP) |
0 to +70°C |
SG3524F |
0582B |
|
|
|
|
16-Pin Small Outline (SO) Package |
0 to +70°C |
SG3524D |
SOT109-1 |
BLOCK DIAGRAM
|
|
|
|
VREF 16 |
|
|
|
|
VIN |
15 |
|
REF |
|
+5V TO ALL |
|
|
|
|
REG |
|
|
|
|
|||
|
|
INTERNAL CIRCUITRY |
|
|
|
|||
|
|
|
|
|
+5V |
|
12 |
CA |
|
|
|
|
|
OSCILLATOR |
|
||
|
|
|
+5V |
|
3 OUTPUT |
|
NOR |
|
RT |
6 |
|
|
|
FLIP FLOP |
|
|
|
|
OSC |
|
|
|
11 |
|
||
CT |
7 |
|
|
|
|
|
||
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
||
(RAMP) |
|
|
|
|
+5V |
|
13 |
|
|
|
|
|
|
|
CB |
||
|
|
|
|
|
+ |
|
NOR |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
COMPARATOR |
|
14 |
|
|
|
|
|
|
± |
|
EB |
|
|
|
|
+5V |
+5V |
|
|
|
|
|
|
|
|
ERROR |
|
|
|
|
|
|
1 |
± |
+ |
4 |
+SENSE |
|
|
INV INPUT |
AMP |
|
||||||
|
|
2 |
+ |
|
CL |
5 |
|
|
N.I. INPUT |
|
± |
±SENSE |
|
||||
|
|
|
|
1k |
9 |
|
|
|
GROUND |
|
|
COMPENSATION |
|
|
|
||
8 |
|
10 |
|
|
|
|
||
(SUBSTRATE) |
|
|
|
|
|
|||
|
|
|
SHUTDOWN |
10k |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SL00175 |
|
|
|
|
|
Figure 2. Block Diagram |
|
|
|
1994 Aug 31 |
1 |
853-0891 13721 |
Philips Semiconductors |
Product specification |
|
|
|
|
SMPS control circuit |
SG3524 |
|
|
|
|
ABSOLUTE MAXIMUM RATINGS
SYMBOL |
PARAMETER |
RATING |
UNIT |
|
|
|
|
VIN |
Input voltage |
40 |
V |
IOUT |
Output current (each output) |
100 |
mA |
IREF |
Reference output current |
50 |
mA |
|
Oscillator charging current |
5 |
mA |
|
|
|
|
PD |
Power dissipation |
|
|
|
Package limitation |
1000 |
mW |
|
Derate above 25°C |
8 |
mW/°C |
|
|
|
|
TA |
Operating temperature range |
0 to +70 |
°C |
TSTG |
Storage temperature range |
-65 to +150 |
°C |
DC ELECTRICAL CHARACTERISTICS
TA=0°C to +70°C, VIN=20V, and f=20kHz, unless otherwise specified.
SYMBOL |
PARAMETER |
TEST CONDITIONS |
|
LIMITS |
|
UNIT |
|
|
|
|
|||||
Min |
Typ |
Max |
|||||
|
|
|
|
||||
|
|
|
|
|
|
|
|
Reference section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
VOUT |
Output voltage |
|
4.6 |
5.0 |
5.4 |
V |
|
|
Line regulation |
VIN=8 to 40V |
|
10 |
30 |
mV |
|
|
Load regulation |
IL=0 to 20mA |
|
20 |
50 |
mV |
|
|
Ripple rejection |
f=120Hz, TA=25°C |
|
66 |
|
dB |
|
ISC |
Short circuit current limit |
VREF=0, TA=25°C |
|
100 |
|
mA |
|
|
Temperature stability |
Over operating temperature range |
|
0.3 |
1 |
% |
|
|
|
|
|
|
|
|
|
|
Long-term stability |
TA=25°C |
|
20 |
|
mV/kHz |
|
Oscillator section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
fMAX |
Maximum frequency |
CT=0.001 μF, RT=2kΩ |
|
300 |
|
kHz |
|
|
Initial accuracy |
RT and CT constant |
|
5 |
|
% |
|
|
Voltage stability |
VIN=8 to 40V, TA=25°C |
|
|
1 |
% |
|
|
Temperature stability |
Over operating temperature range |
|
|
2 |
% |
|
|
|
|
|
|
|
|
|
|
Output amplitude |
Pin 3, TA=25°C |
|
3.5 |
|
VP |
|
|
Output pulse width |
CT=0.01 μF, TA=25°C |
|
0.5 |
|
μs |
|
Error amplifier section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
VOS |
Input offset voltage |
VCM=2.5V |
|
2 |
10 |
mV |
|
IBIAS |
Input bias current |
VCM=2.5V |
|
2 |
10 |
μA |
|
|
Open-loop voltage gain |
|
68 |
80 |
|
dB |
|
|
|
|
|
|
|
|
|
VCM |
Common-mode voltage |
TA=25°C |
1.8 |
|
3.4 |
V |
|
CMRR |
Common-mode rejection ratio |
TA=25°C |
|
70 |
|
dB |
|
BW |
Small-signal bandwidth |
AV=0dB, TA=25°C |
|
3 |
|
MHz |
|
VOUT |
Output voltage |
TA=25°C |
0.5 |
|
3.8 |
V |
|
Comparator section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Duty cycle |
% each output ªONº |
0 |
|
45 |
% |
|
|
|
|
|
|
|
|
|
|
Input threshold |
Zero duty cycle |
|
1 |
|
V |
|
|
|
|
|
|
|
|
|
|
Input threshold |
Maximum duty cycle |
|
3.5 |
|
V |
|
|
|
|
|
|
|
|
|
IBIAS |
Input bias current |
|
|
1 |
|
μA |
|
Current limiting section |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Sense voltage |
Pin 9=2V with error amplifier set for maximum out, |
180 |
200 |
220 |
mV |
|
|
|
TA=25°C |
|
|
|
|
|
|
Sense voltage T.C. |
|
|
0.2 |
|
mV/°C |
|
|
|
|
|
|
|
|
|
VCM |
Common-mode voltage |
|
-1 |
|
+1 |
V |
1994 Aug 31 |
2 |