Product specification
File under Integrated Circuits, IC22
1999 Apr 02
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
CONTENTS
1FEATURES
2APPLICATIONS
3GENERAL DESCRIPTION
4ORDERING INFORMATION
5QUICK REFERENCE DATA
6BLOCK DIAGRAM
7PINNING
8FUNCTIONAL DESCRIPTION
8.1Video synchronization
8.2CIF formatter
8.3Compression engine
8.4Transfer buffer
8.5SNERT interface
8.6Sensor pulse generator
8.7Pulse diagrams
8.8USB video FIFO
8.9PSIE-MMU, I2C-bus interface and USB RAM
space
8.10ATX and external ATX interface
8.11Audio
8.12Power management
9CONTROL REGISTER DESCRIPTION
9.1SNERT (UART)
9.2I2C-bus interface
9.2.1Commands
9.2.2End-points
9.2.3Control top registers
9.2.4Video FIFO registers
9.2.5ADIF top registers
10LIMITING VALUES
11THERMAL CHARACTERISTICS
12CHARACTERISTICS
13TIMING
14APPLICATION INFORMATION
15PACKAGE OUTLINE
16SOLDERING
16.1Introduction to soldering surface mount
packages
16.2Reflow soldering
16.3Wave soldering
16.4Manual soldering
16.5Suitability of surface mount IC packages for
wave and reflow soldering methods
17DEFINITIONS
18LIFE SUPPORT APPLICATIONS
19PURCHASE OF PHILIPS I2C COMPONENTS
1999 Apr 022
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
1FEATURES
• Medium resolution CCD sensors (PAL non-interlaced
mode) or VGA CCD sensors (progressive mode)
• D1 digital video input (8 bits YUV 4 : 2 : 2,
time multiplexed)
• Internal Pulse Pattern Generator (PPG) dedicated for
medium resolution Sharp or compatible sensors and
VGA sensors and for frame rate selection
• Video formatter (programmable CIF formatter and
compression engine) controlled via SNERT (UART)
interface
• Selectable output frame rate (1 fps in VGA, up to 15 fps
in CIF format)
• Video packetizer FIFO
2
C-bus interface for communication between the USB
• I
protocol hardware and the external microcontroller
• Integrated analog bus driver (ATX)
• Microphone/audio input to USB (FGA, ADC, PLL and
decimator filter)
• Integrated analog bus driver (ATX)
• Integrated main oscillator
• Miscellaneous functions e.g. power management,
PLL backup oscillator.
2APPLICATIONS
• Low-cost desktop video applications with USB interface.
3GENERAL DESCRIPTION
The SAA8117HL is a monolithic integrated circuit which
can be used in PC video cameras to convert D1 video
signals and analog audio signals to properly formatted
USB packets.
It is designed as a back-end for the SAA8110G or
SAA8112HL (general camera digital processing ICs) and
is optimized for use with the TDA8784/87 (camera
pre-processing IC) and the 83C51RC (microcontroller).
Measured over full voltage and operating temperature range.
SYMBOLPARAMETERCONDITIONSMIN.TYP.MAX.UNIT
V
DDD
V
DDA
I
DD(tot)
V
i(bus)
V
o(bus)
V
i(n)
V
o(n)
f
clk
P
tot
T
stg
T
amb
T
j
digital supply voltage3.03.33.6V
analog supply voltage3.03.33.6V
total supply currentVDD= 3.3 V−91−mA
input voltage on I2C-bus interface pins5 V tolerant TTL compatible V
output voltage on I2C-bus interface pin SDA5 V tolerant TTL compatible V
input signal voltage on other pins3.0V<VDD< 3.6 V low voltage TTL compatible V
output signal voltage on other pins3.0V<VDD< 3.6 V low voltage TTL compatible V
clock frequency−48−MHz
total power dissipationT
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
n
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 025
SMP
RESET
GENPOR
dbook, full pagewidth
SDA
SCL
CLOCK
UCINT
CLOCKON
UCPOR
SNAPSHOT
TRC
SUSREADYNOT
DCDCON
6BLOCK DIAGRAM
Digital camera USB interface ICSAA8117HL
Philips SemiconductorsProduct specification
SNCL
SNDA
SNRES
RESERVED2
RESERVED1
YUV0
to
YUV7
HREF
VSYNC
LLC
56
55
57
53
52
35, 36,
37, 38,
42, 43
44, 45
49
50
47
SNERT
INTERFACE
AND HATCH
FORMATTER
SYNCHRONISATION
19, 18
17, 16
B1 to B4
A1 to A4
58
CIF
VIDEO
PATTERN PULSE GENERATOR
13, 12
23, 22,
11, 10
21
C1 to C3
COMPRESSION
24
RG
SHUTTER
(PPG)
20
SHP
51
ENGINE
28
SHD
29
CLK1
27
CLK2
SAA8117HL
TRANSFER
BUFFER
8
33
CLPDM
CLPOB30VD
76
31
9
HD
95
94
I2C-BUS
INTERFACE
USB
RAM SPACE
USB
VIDEO
FIFO
MAIN
OSCILLATOR
XIN1
XOUT1
93
AUDIO
PLL
6587
86
XIN2
XOUT2
77
64
POWER
MANAGEMENT
AUDIO
ADC
AUDIO
AMP
MIC
96
PSIE
MMU
79
97100
99
2
S-BUS
I
INTERFACE
90
89
WS91BCK
DA
98
EXTERNAL
ATX
INTERFACE
ATX
70, 48, 41, 39
54, 34, 26, 14
88, 80, 78, 59, 4
92, 75, 69, 46, 40
3, 2, 1
REF1 to REF3
M0 to M2
32, 25, 15
85, 84, 62, 7
81, 82, 83
63
65
66
67
68
71
72
73
74
60
61
FCE130
SPEED
SUSPEND
VM
VP
RCV
VMO
VPO
OEBAR
ATXCTRL
ATXDP
ATXDM
V
to V
DD1
DD3
V
to V
DDA1
DDD1
to V
DDA4
DDD4
V
GND1 to GND4
AGND1 to AGND5
DGND1 to DGND5
Fig.1 Block diagram.
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
7PINNING
SYMBOLPIN TYPEDESCRIPTION
M21Itest mode control signal bit 2
M12Itest mode control signal bit 1
M03Itest mode control signal bit 0
AGND14Panalog ground 1 for main oscillator (48 MHz, 3rd overtone)
XIN15Ioscillator input
XOUT16Ooscillator output
V
DDA1
CLPDM8Odummy clamp pulse output to TDA8784/87
CLPOB9Ooptical black clamp pulse output to TDA8784/87
B410Overtical CCD load pulse output (VH1X)
B311Overtical CCD load pulse output (VH3X)
B212Overtical CCD load pulse output
B113Overtical CCD load pulse output
GND114Pground 1 for output buffers
V
DD1
A416Overtical CCD transfer pulse output (V4X)
A317Overtical CCD transfer pulse output (V3X)
A218Overtical CCD transfer pulse output (V2X)
A119Overtical CCD transfer pulse output (V1X)
SHUTTER20Oshutter control output for CCD charge reset
C321Ohorizontal CCD transfer pulse output
C222Ohorizontal CCD transfer pulse output (FH1)
C123Ohorizontal CCD transfer pulse output (FH2)
RG24Oreset output for CCD output amplifier gate
V
DD2
GND226Pground 2 for output buffers
CLK127Opixel clock output to TDA8784/87and SAA8110G
SHP28Opreset sample-and-hold pulse output to TDA8784/87 (FCDS)
SHD29Odata sample-and-hold pulse output to TDA8784/87 (FS)
VD30Overtical definition pulse output to SAA8110G
HD31Ohorizontal definition pulse output to SAA8110G
V
7Panalog supply voltage 1 for main oscillator (48 MHz, 3rd overtone)
15Psupply voltage 1 for output buffers
25Psupply voltage 2 for output buffers
32Psupply voltage 3 for output buffers
39Pdigital supply voltage 1 for input buffers and predrivers and one part of the digital
core
1999 Apr 026
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
SYMBOLPIN TYPEDESCRIPTION
DGND140Pdigital ground 1 for input buffers and predrivers and for the digital core
V
DDD2
YUV442Imultiplexed input YUV-bit 4
YUV543Imultiplexed input YUV-bit 5
YUV644Imultiplexed input YUV-bit 6
YUV745Imultiplexed input YUV-bit 7
DGND246Pdigital ground 2 for input buffers and predrivers and for the digital core
LLC47Iline-locked clock input (delayed CLK2) for YUV-port from SAA8110G
V
DDD3
HREF49Ihorizontal reference input for YUV-port from SAA8110G
VSYNC50Ivertical synchronization input for YUV-port from SAA8110G
RESET51IPower-on reset input (for video processing and PPG)
RESERVED152−test pin (should not be used)
RESERVED253−test pin (should not be used)
GND454Pground 4 for output buffer
SNDA55I/Odata I/O for SNERT-interface (communication between SAA8117HL and
SNCL56Iinput clock for SNERT-interface (communication between SAA8117HL and
SNRES57Ooutput reset for SNERT-interface (communication between SAA8117HL and
SMP58Ooutput switch mode pulse for DC-to-DC power supply
AGND259Panalog ground 2 for ATX (transceiver)
ATXDP60I/Opositive driver of the differential data pair input/output (ATX)
ATXDM61I/Onegative driver of the differently data pair input/output (ATX)
V
DDA2
SPEED63Orequired output for ATX-backup solution
UCINT64Ointerrupt output from USB protocol hardware to microcontroller
SUSPEND65Ocontrol output from USB protocol hardware to microcontroller
VM66Orequired output for ATX-backup solution (txdn)
VP67Orequired output for ATX-backup solution (txdp)
RCV68Irequired output for ATX-backup solution
DGND369Pdigital ground 3 for input buffers and predrivers and for the digital core
V
DDD4
VMO71Irequired input or ATX-backup solution (rxdn)
VPO72Irequired input for ATX-backup solution (rxdp)
OEBAR73Orequired output for ATX-backup solution
ATXCTRL74Irequired input for ATX-backup solution
DGND475Pdigital ground 4 for input buffers and predrivers and for the digital core
GENPOR76IPower-on reset input (for USB protocol hardware)
41Pdigital supply voltage 2 for digital core
48Pdigital supply voltage 3 for digital core
SAA8110G)
SAA8110G)
SAA8110G)
62Panalog supply voltage 2 for ATX
70Pdigital supply voltage 4 for one part of input buffers and predrivers and for the
digital core
1999 Apr 027
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
SYMBOLPIN TYPEDESCRIPTION
UCPOR77Ooutput control from USB protocol hardware to microcontroller
AGND378Panalog ground 3 for FGA
MIC79Imicrophone input
AGND480Panalog ground 4 for FGA/ADC
REF181Ireference input voltage 1 for FGA/ADC (double-bonding)
REF282Ireference input voltage 2 for DACn (used in the ADC)
REF383Ireference input voltage 3 for DACp (used in the ADC)
V
DDA3
V
DDA4
XIN286Ioscillator input required for PLL backup solution
XOUT287Ooscillator output required for PLL backup solution
AGND588Panalog ground 5 for PLL
WS89II
DA90II
BCK91II
DGND592Pdigital ground 5 for input buffers and predrivers and for the digital core
CLOCK93Oclock output from USB protocol hardware to microcontroller
SCL94Islave I
SDA95I/Oslave I
CLOCKON96Ocontrol output for main oscillator switched on
SNAPSHOT97Iinput for remote wake-up (snapshot)
DCDCON98Ocontrol output from USB protocol hardware to power supply module
SUSREADYNOT99Iinput from microcontroller for SUSPEND mode
TRC100Ithreshold control input for enabling the clock (switching for power management)
84Panalog supply voltage 3 for FGA/ADC
85Panalog supply voltage 4 for PLL
2
S-bus word select (required for FGA/ADC backup solution)
2
S-bus data (required for FGA/ADC backup solution)
2
S-bus clock (required for FGA/ADC backup solution)
2
C-bus clock input
2
C-bus data input/output
1999 Apr 028
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
handbook, full pagewidth
DDA3
XOUT2
XIN2
DDD4
V
REF2
REF1
AGND4
8079787776
UCPOR
GENPOR
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
DGND4
ATXCTRL
OEBAR
VPO
VMO
V
DDD4
DGND3
RCV
VP
VM
SUSPEND
UCINT
SPEED
V
DDA2
ATXDM
ATXDP
AGND2
SMP
SNRES
SNCL
SNDA
GND4
RESERVED2
RESERVED1
RESET
V
REF3
MIC
AGND3
M2
M1
M0
AGND1
XIN1
XOUT1
V
DDA1
CLPDM
CLPOB
B4
B3
B2
B1
GND1
V
DD1
A4
A3
A2
A1
SHUTTER
C3
C2
C1
RG
V
DD2
TRC
SUSREADYNOT
DCDCON
SNAPSHOT
CLOCKON
SDA
SCL
CLOCK
DGND5
BCKDAWS
99989796959493929190898887868584838281
100
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
AGND5
SAA8117HL
26
GND2
CLK1
SHP
31323334353637383940414243444546474849
VD
HD
SHD
DD3
V
CLK2
GND3
YUV0
YUV1
YUV2
30
29
28
27
Fig.2 Pin configuration.
1999 Apr 029
YUV3
DDD1
V
DDD2
V
DGND1
YUV4
YUV5
YUV6
YUV7
LLC
DGND2
DDD3
V
HREF
50
FCE131
VSYNC
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8FUNCTIONAL DESCRIPTION
8.1Video synchronization
The video synchronization module (see Fig.1) is capable
of locking onto the video signal thereby implementing a
horizontal gate signal HREF (HREF = HIGH when data is
valid) and a VS signal indicating the start of a new video
frame. This module expects, in the PAL mode, 288 active
lines from a total of 292 lines and in the VGA mode,
480 active lines from a total of 486 lines. The module
generates control signals for the CIF formatter.
8.2CIF formatter
The video data must be progressive (or non-interlaced)
and in 4 :2:2(UYVY) format. The CIF formatter module
(see Figs 1 and 3) is programmable to perform down
scaling from 512 × 288 (PAL mode) or 640 × 480 (VGA
mode) to 352 × 288 or 176 × 144 without affecting the
aspect ratio.
The horizontal scaling is achieved with a Variable Phase
Delay filter (VPD-4). To avoid aliasing, this module also
contains a prefilter which has three modes:
• Prefilter A (3 taps)
• Prefilter B (7 taps)
• Prefilter B-comb (13 taps).
Prefilter B-comb is similar to prefilter B, but inserts extra
taps with amplification 0.
This prefilter must be chosen by selecting prefilter B and
setting SN_Prefilter_B_Comb. Prefilter B-comb can be
used independently from prefilter A.
The incoming 4:2:2 data is vertically filtered to 4 : 2 : 0
by throwing away colour samples. In the even lines the
V-samples are discarded, in the odd lines the U-samples.
The vertical scaling in PAL mode is from CIF (352 × 288)
to QCIF (176 × 144) only. This is done via a vertical
prefilter A (3 taps). In VGA mode a VPD-4 vertical filter is
applied to scale from 640 × 480 to CIF and QCIF.
From the QCIF image a sub-QCIF cut (128 × 96) can be
made. Due to the granularity of the cropping origin, a
UV interchange can occur. This interchange can be
corrected with SN_EIRRAH.
In VGA mode the CIF formatter can be bypassed to create
a full resolution snapshot. The snapshot can be in 4 :2:0
and in 4 :2:2 format, selectable with SN_4 :2:2.
8.3Compression engine
The compression engine module (see Figs 1 and 3) works
on CIF format only. The CIF data is compressed to a fixed
number of bytes per frame. This number can be selected
leading a compression factor of either 3 or 4. As a result
the data stream of CIF4:2:0 equals the data stream of
QCIF 4:2:2 (3times compression) or QCIF 4:2:0
(4 times compression). The algorithm is Philips
proprietary. Real-time decoding can be done in software
on any Pentium platform.
handbook, full pagewidth
YUV0 to YUV7
SN_Prefilter A_On/Off
PREFILTER
A
PREFILTER
SN_Prefilter B_On/Off
SN_Prefilter B_Comb
SN_Output_Format_Select
B
Fig.3 The CIF formatter and compression engine.
1999 Apr 0210
SN_4:2:2
SN_EIRRAH
SN_PAL_VGA
DOWN
SCALER
COMPRESSION
ENGINE
SN_Compress
SN_Compression_Ratio
SN_Clk_Compress_On
FCE132
to
transfer
buffer
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
8.4Transfer buffer
The transfer buffer module (see Fig.1) ensures a smooth
transfer of the data to the FIFO of the USB. Moreover the
transfer buffer can insert in band synchronization words in
the video data stream.
This function can be switched on and off with
SN_In band_Control in register CONTROL17_0.
The synchronization words can only be used with
non-compressed data streams and are formatted like
0x00 0xFF 0x<framecounter>7<linecounter>9.
The subscript denotes the number of bits and the frame
counter is circular incrementing.
The non-compressed data is formatted like:
4:2:0:<optional sync word><Y0><Y1><Y2><Y3>
<C0><C2><Y4><Y5><Y6><Y7><C4><C6>....,
4:2:2: <optional sync word><Y0><Y1><Y2><Y3>
<U0><V0><U2><V2><Y4>....,
where C denotes U-data in the even lines (0, 2, 4, etc.)
and V-data in the odd lines (1, 3, 5, etc.).
8.5SNERT interface
In a USB camera the SAA8110G will operate on a clock
frequency which depends on the actual frame rate. For the
slowest frame rates, this frequency can be so low that the
SNERT communication is no longer functional over the
specified entire frequency range of the microcontroller.
The microcontroller must adapt its SNERT bus frequency
to a frequency appropriate for the current mode in which
the SAA8110G is operating.
It should be noted that in case of medium resolution Sharp
or compatible sensors an external inverter driver is
required to convert the 3 V pulses into a voltage suitable
for the used CCD sensor. For the medium resolution Sharp
CCD sensor driver, the name of the pins to which the PPG
pulses must be connected are indicated between brackets
in the SAA8117HL pinning list (pins C3, B1 and B2 are not
used).
For both type of sensors the PPG generates 8 different
frame rates (see Table 6). The active video size is
512 × 288 for PAL and 640 × 480 for VGA. The total H × V
size is 685 × 292 for PAL and 823 × 486 for VGA.
It should be noted that additional HD pulses are added
during the vertical blanking interval to reach a total of
312 lines in PAL mode and 525 lines in VGA mode as
required by the SAA8110G.
The following registers are associated with the PPG:
• CONTROL17_0
• CONTROL17_2
• PPG_SHUTTERSPEED_0
• PPG_SHUTTERSPEED_1
• PPG_CLPOB_START_LSB
• PPG_CLPOB_STOP_LSB
• PPG_CLPDM_START_LSB
• PPG_CLPDM_STOP_LSB
• CLPMSB.
8.7Pulse diagrams
The SAA8117HL itself is also partly controlled via SNERT.
The CIF formatter, compression engine and the PPG
function are controlled via SNERT. This SNERT interface
works independently from the frame rate and can always
be operated in the full frequency range.
8.6Sensor pulse generator
The SAA8117HL incorporates a Pulse Pattern Generator
(PPG) function. The PPG can be used for PAL medium
resolution Sharp sensors (LZ2423) or compatible CCD
sensors. The SAA8117HL can also handle VGA type CCD
sensors, so a set of pulses is provided to simplify the use
of such sensors. Depending on the type of sensor, it will be
necessary to reformat these pulses externally according to
the sensor specification.
1999 Apr 0211
For medium resolution CCD sensors (PAL):
• High-speed pulses, see Figs 4 and 5
• Horizontal pulses, see Fig.6
• Vertical pulses, see Figs 7 to 11.
For VGA-sensors:
• High-speed pulses, see Figs 12 to 14
• Horizontal pulses, see Fig.15
• Vertical pulses, see Figs 16 to 21.
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
1999 Apr 0212
CCD OUTPUT
024613578024913568799002461357802491356879
CLOCK ENABLE
C1 (FH1)
C2 (FH2)
handbook, full pagewidth
Philips SemiconductorsProduct specification
Digital camera USB interface ICSAA8117HL
RG (FR)
SHD (FS)
SHP(FCDS)
CLK1
CLK2
mode 0: 1/(4.8 MHz)
FCE133
Fig.4 High-speed pulses for PAL medium resolution (1).
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...