INTEGRATED CIRCUITS
SA5225
Fiber optic postamplifier
Product specification |
1998 Oct 07 |
Replaces datasheet NE/SA5225 of 1997 Jun 05
IC19 Data Handbook
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Fiber optic postamplifier |
SA5225 |
|
|
|
|
|
|
|
The SA5225 is a high-gain limiting amplifier that is designed to process signals from fiber optic preamplifiers. Capable of operating at 125Mb/s, the chip has input signal level-detection with a user-adjustable threshold. The DATA and LEVEL-DETECT outputs are differential for optimum noise margin and ease of use. Also available is the SA5224 which is optimized for FDDI applications.
•Wideband operation: 1.0kHz to 120MHz typical
•Applicable in 155Mb/s OC3/SONET receivers
•Operation with single +5V or ±5.2V supply
•Differential 10k ECL outputs
•Programmable input signal level-detection
•Fully differential for excellent PSRR to 1GHz
PIN DESCRIPTION
D Package
CAZN |
1 |
16 |
VSET |
||||
CAZP |
2 |
15 |
VREF |
||||
GNDA |
3 |
14 |
VCCE |
||||
|
DIN |
4 |
13 |
DOUT |
|||
|
|
|
5 |
12 |
|
|
|
|
|
|
DOUT |
||||
|
DIN |
||||||
VCCA |
6 |
11 |
GNDE |
||||
|
CF |
7 |
10 |
ST |
|||
JAM |
8 |
9 |
|
|
|
||
ST |
|||||||
|
|
|
|
SD00374 |
Figure 1. Pin Configuration
•Data communication in noisy industrial environments
•LANs
DESCRIPTION |
TEMPERATURE RANGE |
ORDER CODE |
DWG # |
|
|
|
|
16-Pin Plastic Small Outline (SO) Package |
±40 to +85°C |
SA5225D |
SOT109-1 |
|
|
|
|
|
VCCA |
CAZP |
CAZN |
VCCE |
|
(6) |
(2) |
(1) |
(16) |
DIN (4) |
|
LIMITING |
ECL |
|
|
|
|||
DIN (5) |
|
AMPLIFIER |
BUFFER |
|
|
|
|
|
|
|
|
|
|
JAM |
|
|
|
|
BUFFER |
VREF(15) |
REFERENCE |
|
|
|
|
|
|
LEVEL |
SD |
|
|
|
DETECTOR |
BUFFER |
VSET(16) |
|
|
|
|
|
(3) |
|
(7) |
(11) |
|
GNDA |
|
CF |
GNDE |
(13) DOUT
(12) DOUT
(8)JAM
(9)ST
(10)ST
SD00375
Figure 2. Block Diagram
1998 Oct 07 |
2 |
853-1595 20141 |
Philips Semiconductors |
Product specification |
|
|
|
|
Fiber optic postamplifier |
SA5225 |
|
|
|
|
PIN NO. |
NAME |
|
|
|
|
|
|
FUNCTION |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
CAZN |
Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZP will cancel the offset voltage of the |
|||||||||||||||||
|
|
|
|
|
|
|
|
limiting amplifier. |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 |
|
CAZP |
Auto-zero capacitor pin. Connecting a capacitor between this pin and CAZN will cancel the offset voltage of the |
|||||||||||||||||
|
|
|
|
|
|
|
|
limiting amplifier. |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3 |
GNDA |
Analog GND pin. Connect to ground for +5V upshifted ECL operation. Connect to ±5.2V for standard ECL |
||||||||||||||||||
|
|
|
|
|
|
|
|
operation. Must be at same potential as GNDE (Pin 11). |
||||||||||||
4 |
|
DIN |
Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to |
|
(Pin 5). |
|||||||||||||||
DIN |
||||||||||||||||||||
5 |
|
|
|
|
|
|
|
Differential input. DC bias level is set internally at approximately 2.9V. Complimentary to DIN (Pin 4). |
||||||||||||
DIN |
||||||||||||||||||||
6 |
|
VCCA |
Analog power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground for standard |
|||||||||||||||||
|
|
|
|
|
|
|
|
ECL operation. Must be at same potential as VCCE (Pin 14). |
||||||||||||
7 |
|
|
|
CF |
Filter capacitor for level detector. Capacitor should be connected between this pin and VCCA. |
|||||||||||||||
8 |
|
JAM |
This ECL-compatible input controls the output buffers |
|
and DOUT (Pins 12 and 13). When an ECL LOW signal |
|||||||||||||||
DOUT |
||||||||||||||||||||
|
|
|
|
|
|
|
|
is applied, the outputs will follow the input signal. When an ECL HIGH signal is applied, the DOUT and |
DOUT |
pins |
||||||||||
|
|
|
|
|
|
|
|
will latch into LOW and HIGH states, respectively. When left unconnected, this pin is actively pulled-low (JAM OFF). |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
9 |
|
|
|
|
|
|
Input signal level-detect |
|
|
|
This ECL output is high when the input signal is below the user programmable |
|||||||||
|
|
|
ST |
STATUS. |
||||||||||||||||
|
|
|
|
|
|
|
|
threshold level. |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
||||||||||
10 |
|
|
|
ST |
ECL compliment of |
|
(Pin 9). |
|||||||||||||
|
|
|
ST |
|||||||||||||||||
|
|
|
|
|
|
|
||||||||||||||
11 |
GNDE |
Digital GND pin. Connect to ground for +5V upshifted ECL operation. Connect to a negative supply for normal ECL |
||||||||||||||||||
|
|
|
|
|
|
|
|
operation. Must be at the same potential as GNDA (Pin 3). |
||||||||||||
12 |
|
|
|
ECL-compatible output. Nominal level is VCCE±1.3V. When JAM is HIGH, this pin will be forced into an ECL HIGH |
||||||||||||||||
|
DOUT |
|||||||||||||||||||
|
|
|
|
|
|
|
|
condition. Complimentary to DOUT (Pin 13). |
||||||||||||
13 |
|
DOUT |
ECL-compatible output. Nominal level is VCCE±1.3V. When JAM is HIGH, this pin will be forced into an ECL LOW |
|||||||||||||||||
|
|
|
|
|
|
|
|
condition. Complimentary to |
DOUT |
(Pin 12). |
||||||||||
14 |
|
VCCE |
Digital power supply pin. Connect to a +5V supply for upshifted ECL operation. Connect to ground during normal |
|||||||||||||||||
|
|
|
|
|
|
|
|
ECL operation. Must be at the same potential as VCCA (Pin 6). |
||||||||||||
15 |
|
VREF |
Reference voltage for threshold level voltage divider. Nominal value is approximately 2.64V. |
|||||||||||||||||
16 |
|
VSET |
Input threshold level setting circuit. This input can come from a voltage divider between VREF and GNDA. |
SYMBOL |
PARAMETER |
RATING |
UNITS |
|
|
|
|
VCC |
Power supply (VCC - GND) |
6 |
V |
TA |
Operating ambient |
±40 to +85 |
°C |
TJ |
Operating junction |
±55 to +150 |
°C |
TSTG |
Storage |
±65 to +150 |
°C |
|
Power dissipation, T = 25°C (still air)1 |
|
|
PD |
A |
1100 |
mW |
16-pin Plastic SO |
NOTE:
1. Maximum dissipation is determined by the ambient temperature and the thermal resistance, θJA: 16-pin SO: θJA = 110°C/W
SYMBOL |
PARAMETER |
RATING |
UNITS |
|
|
|
|
VCC |
Supply voltage |
4.5 to 5.5 |
V |
TA |
Ambient temperature ranges |
±40 to +85 |
°C |
TJ |
Junction temperature ranges |
±40 to +110 |
°C |
1998 Oct 07 |
3 |