Copyright 2006 Philips Consumer Electronics B.V. Eindhoven, The Netherlands.
All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system or transmitted, in any form or by any means, electronic,
mechanical, photocopying, or otherwise without the prior permission of Philips.
Published by WS 0663 TV ServicePrinted in the NetherlandsSubject to modificationEN 3122 785 16230
Page 2
EN 2LC4.41E AB1.
Technical Specifications, Connections, and Chassis Overview
1.Technical Specifications, Connections, and Chassis Overview
Index of this chapter:
1.1 Technical Specifications
1.2 Connection Overview
1.3 Chassis Overview
Notes:
•Only information that is related to the IBO Zapper module
is published in this manual. For the other information, see
the relevant chassis manual (order code on front page).
•Some models in this chassis range have a different
mechanical construction. The information given here is
therefore model specific.
•Figures below can deviate slightly from the actual situation,
due to the different set executions.
•Specifications are indicative (subject to change).
•Figures below can deviate slightly from the actual situation,
due to the different set executions.
•Follow the disassembling instructions in described order.
•Only information that is related to the IBO Zapper module
is published in this manual. For the other information, see
the relevant chassis manual (order code on front page).
4.1Assy/Panel Removal
4.1.1Cover Shield for IBO-zapper & SSB
1
3
2
4
5
12. Carefully unlock the locking mechanism of the FFC
connector [9] and remove the flatfoil cable (see Figure
“How to unlock an FFC connector”).
13. Finally, loosen four screws [10], and remove the IBO
zapper from the top shielding.
9
8
10
3
3
G_16220_024.eps
090206
Figure 4-3 IBO-zapper & SSB
G_16220_022.eps
090206
Figure 4-1 Cover shield
7
7
66
G_16220_023.eps
090206
Figure 4-2 Connector screws
1. Remove the rear cover from the set.
2. Very cautiously disconnect the LVDS cable [1] from the
SSB panel (see Figure “Cover shield”). Notice that this
connector is very fragile.
3. Unplug the black cable [2] going from the IBO zapper/SSB
to the Audio/STBY board.
4. Remove all other cables [3] from the IBO zapper/SSB.
5. Remove the fixation screws [4] that connect the top
shielding with the bottom shielding.
6. Remove the fixation screws [5] that connect the connector
plate to the frame.
7. Remove the fixation screws [6] that connect the shield to
the rear connector plate, see Figure “Connector screws”.
8. Remove the fixation screws [7] from the connectors.
9. Remove the connector plate from the shielding.
10. Remove the upper part of the shield (with the IBO zapper
attached to it) from the lower part of the shield (on which
the SSB is located), by unhooking it from its brackets.
11. Disconnect the antenna connector [8] from the tuner, see
Figure “IBO zapper & SSB”.
Figure 4-4 How to unlock an FFC connector
4.2Set Re-assembly
To re-assemble the whole set, execute all processes in reverse
order.
Notes:
•While re-assembling, make sure that all cables are placed
and connected in their original positions.
Be careful with the fragile LVDS cable.
F_16040_038.eps
021105
Page 5
Service Modes, Error Codes, and Fault Finding
5.Service Modes, Error Codes, and Fault Finding
Index of this chapter:
5.1 Service Modes
5.2 Error Codes
Notes:
•Only information that is related to the IBO Zapper module
is published in this manual. For the other information, see
the relevant chassis manual (order code on front page).
5.1Service Modes
5.1.1Digital Customer Service Mode (DCSM)
Purpose
The Digital Customer Service Mode shows error codes and
information on the IBO Zapper module operation settings. The
call centre can instruct the customer to activate DCSM by
telephone and read off the information displayed. This helps
the call centre to diagnose problems and failures in the IBO
Zapper module before making a service call.
The DCSM is a read-only mode; therefore, modifications are
not possible in this mode.
Figure 5-2 DCSM menu - 2
EN 5LC4.41E AB5.
E_14970_041.eps
100904
How to Activate
To activate the DCSM, put the television in its digital mode (via
the A/D button on the remote control).
1. Press the “Digital” Menu button on the remote control to
activate the digital user menu (“Setup”).
2. Activate the “Information” sub menu (via the “down” and
“right” cursor buttons).
3. In the “Information” sub menu, press the following buttons
on the remote control to activate the DCSM:
“GREEN RED YELLOW 9 7 5 9”. Then, the “Service menu”
will appear (see figures below).
Menu explanation
E_14970_040.eps
090904
Figure 5-1 DCSM menu - 1
E_14970_042.eps
090904
Figure 5-3 DCSM menu - 3
1. Hardware version: This indicates the version of the IBO
Zapper module hardware.
2. Application SW: The application software version.
3. NOR Version: The NOR Flash image software version
4. Digital Frequency: The digital frequency that the set is
tuned to.
5. Bit Error Rate: The error rate measured before the error
correction algorithm circuitry. (this value gives an
impression of the received signal)
6. Tuner AGC: Tuner AGC value.
7. COFDM Lock: Indication if COFDM decoder is locked.
8. AFD Status: Status of the Active Picture Format
Descriptor.
9. Terrestrial Delivery System Parameters:
– Bandwidth: Bandwidth of the received signal.
– Constellation Pattern: Displays the signal
constellation.
– Alpha Value: Displays the Alpha Value.
– FEC Scheme: Displays the Forward Error Correcting
Scheme
– Guard Interval: Displays the value for the Guard
Interval.
– Transmission Mode: Displays the Transmission
Mode.
10. Audio Comp Type: Type of detected audio stream.
11. MHEG Present: Indicates if MHEG is present or not.
12. CIM Card Present: Indicates if CIM card is present or not.
How to exit
Press the BLUE button on the Remote Control to exit DCSM.
Page 6
EN 6LC4.41E AB5.
Service Modes, Error Codes, and Fault Finding
5.2Error Codes
The error code buffer contains all errors detected since the last
time the buffer was erased. The buffer is written from left to
right. When an error occurs that is not yet in the error code
buffer, it is displayed at the left side and all other errors shift one
position to the right.
5.2.1How to Read the Error Buffer
You can read the error buffer in 3 ways:
•On screen via the SAM (if you have a picture).
Examples:
– ERROR: 0 0 0 0 0 : No errors detected
– ERROR: 6 0 0 0 0 : Error code 6 is the last and only
detected error
– ERROR: 9 6 0 0 0 : Error code 6 was detected first and
error code 9 is the last detected (newest) error
•Via the blinking LED procedure (when you have no
picture). See “The Blinking LED Procedure”.
•Via ComPair.
5.2.2How to Clear the Error Buffer
The error code buffer is cleared in the following cases:
•By using the CLEAR command in the SAM menu:
– To enter SAM, press the following key sequence on the
remote control transmitter: “062596” directly followed
by the OSD/i+ button (do not allow the display to time
out between entries while keying the sequence).
– Make sure the menu item CLEAR is selected. Use the
MENU UP/DOWN buttons, if necessary.
– Press the MENU RIGHT button to clear the error
buffer. The text on the right side of the “CLEAR” line will
change from “CLEAR?” to “CLEARED”
•If the contents of the error buffer have not changed for 50
hours, the error buffer resets automatically.
Note: If you exit SAM by disconnecting the mains from the
television set, the error buffer is not reset.
Table 5-1 Error code overview
Error Error DescriptionCheck ItemDiagram
0No Error
1Mis-match of TV (Hercules) SW and
Scaler SW
2+12V from PSU errorPSUA
3Plasma I2C error (only for plasma sets) N.A.N.A.
4I2C error while communicating with the
Genesis Scaler
5+5V protection7752B6
6General I2C error; communication
between ADC, analogue tuner, and/or
Columbus I
7I
ADC
8I2C error while communicating with the
Scaler EEPROM
9I2C error while communicating with the
Hercules EEPROM (NVM for TV).
Remark: when the Hercules EEPROM
is defective, the Hercules should
operate with its default values.
10I2C error while communicating with the
PLL tuner
11I2C error while communicating with the
3D combfilter IC-7M00 (Columbus)
12I2C error while communicating with
iBoard uP (only iTV sets)
13I
HDMI decoder IC-7D03 (only for
NAFTA and AP)
14Read-write error with the Scaler
SDRAM
15I2C error while communicating with the
OTC
16I2C error while communicating with
EPLD or Pacific III
17I2C error while communicating with the
Digital Module (only for digital sets)
2
2
2
C failed
C error while communicating with
C error while communicating with the
Software
versions
7801B7 + B8
1102, 7L01,
7M00
7L01B18
7C01B11
7207B2
1102B1
7M00B19
N.A.N.A.
N.A.N.A.
7B01B10
7001T
7N00B20 + B21
7100K1
N.A.
B1 + B18 +
B19
5.2.3Error Codes
In case of non-intermittent faults, write down the errors present
in the error buffer and clear the error buffer before you begin
the repair. This ensures that old error codes are no longer
present.
If possible, check the entire contents of the error buffer. In
some situations, an error code is only the result of another error
and not the actual cause of the problem (for example, a fault in
the protection detection circuitry can also lead to a protection).
Page 7
Block Diagrams, Test Point Overviews, and Waveforms
6.Block Diagrams, Test Point Overviews, and Waveforms
Wiring Diagram 42” (FHP)
WIRING 42” (FHP)
7LC4.41E AB6.
8903
AUDIO
PLASMA PANEL
C
9P
2P3
1M03
1M01
RIGHT
SPEAKER
PDP Y-MAIN
DRIVING BOARD
9P12
CN5003
8902
8900
8192
CN308
2P3
8P06
POWER SUPPLY
0311
9P
PDP
8322
8337
1M03
10P
1M10
3P4
1M46
11P
1002
0323
7P
10P
8302
2P3
1M04
8152
7P
PDP X-MAIN
DRIVING BOARD
10P
CN23
8P11
CN22
1M02
LEFT
SPEAKER
CONTROL BOARD
E
1M01
3P
8101
FILTER
AC/Supply
8187
Shielding
8321
8188 UK
1500
1301
32P
TUNER
8301
3P
B
T
1000
K
31P
1N17
SSB
3P
OTC-
1N20
FLASH
14P
IBO ZAPPER2
8500
8600
31P
LVD S
11P
1J01
8000
1442
1402
3P
14P
10P
1J00
1G03
32P
3P
1J03
9P
1J04
TUNER
1K00
1K04
1K02
6P
11P
3P
8136
8870
LED PANEL
J
6P
1M01
SIDE I/O
D
11P
1M36
G_16230_001.eps
080306
Page 8
Block Diagrams, Test Point Overviews, and Waveforms
Wiring Diagram 42” & 50” Plasma
WIRING 42” & 50” PLASMA
8LC4.41E AB6.
8903
AUDIO
PLASMA PANEL
C
9P
2P3
1M03
1M01
SPEAKER
CONTROL BOARD
E
1M01
3P
RIGHT
PDP Y-MAIN
DRIVING BOARD
9P12
CN5003
5P
FILTER
AC/Supply
8187
8902
Shielding
8321
8188 UK
1500
8302
1301
32P
TUNER
8900
B
8301
T
1000
IBO ZAPPER2
K
3P
SSB
OTCFLASH
14P
8500
9P10
5P
4P
7P
10P
31P
1N17
8P9
CN8003
CN8005
CN1M10
CN1M02
11P
CN1M03
8P06
1N20
CN1M46
8322
3P
31P
LVDS
8600
8337
11P
1J01
8000
PDP
POWER SUPPLY
CN8006
10P
10P
CN2026
10P
1J00
14P
1442
1G03
32P
3P
1J03
9P
1J04
TUNER
1K00
1K04
1K02
6P
11P
3P
CN8001
2P3
8136
2P3
1M04
8870
8152
7P
PDP X-MAIN
DRIVING BOARD
8P11
CN4004
LED PANEL
J
1M02
6P
1M01
LEFT
SPEAKER
SIDE I/O
D
11P
1M36
8101
1402
3P
G_16230_002.eps
010306
Page 9
Block Diagrams, Test Point Overviews, and Waveforms
Block Diagram Supply 42” FHP
SUPPLY42” FHP
FILTERS STANDBY
A2
0308
2
1
MAINS
INPUT
95-264Vac
400V_HOT
A5
I508
400V_HOT
PROTECTIONS
A3
+5V_INT_SW
- 2.5 Vref -
+5V_INT_SW
3304
7304
1
K
A
3
1400
T6.3A
4
R
2
7500
TNY256P
EN|UV
SOURCE
3324
DRAIN
2V5
5401
5005
5402
MAINS
FILTER
6513
6512
6511
6510
3506
3507
3035
3026
5
2
6501
6502
6506
1M05
1
2
IBO SUPPLY
(RES)
HOT GROUND
- VS PROTECTION -
3308
70-90V
3300
3301
7308 3+4
7
6
5
3306
4
3102
3307
+T
F500
I510
5500
2
4
1
1
2
RELAY CONTROL
ACTIVATING
6
7
8
9
3501
7501
TCET1102
2143
COLD GROUND
6312
3312
6313
2V5
A2
A2
PRECONDITIONER
0311
1
2
3
4
5
6
7
8
9
A5
6600
GBU8J
400V_HOT
TO CN11
PDP DISPLAY
F608
6605
6606
SUPPLY_ON
6503
6504
6505
1
K
7502
A
3
12
34
1450
ACTIVATING
DELAY
A6
F503
3505
2
R
3503
3450
+T
A7
+T
12
34
3509
3508
2505
5503
I514
1460
3451
6507
6507
-T
-T
7540
3452
3036
I504
F502
IN OUT
7461
COM
100-230VAC1
100-230VAC2
25V_HOT
+9V_STBY
+5V_STBY_SW
+5V_INT_SW
+3V3_STBY_SWVCC
I517
VCC
+3V3_STBY_SW
A2
A6
A3
A3
VRA
VRS
VCEGO
VSAGO
- VA PROTECTION -- VCC PROTECTION -- 12V PROTECTION -
2V5
3393
+12V
3302
3334
3335
7363
7366-1
7391
7366-4
7333 1+2
11
10
9
8
+5V_INT_SW
IAK
BUFFER
+5V_STBY_SW
STANDBY
VA
3311
3313
3317
VSAGO
VCEGO
+8V6
7308 1+2
11
10
9
8
6325
13
14
7375
7376
CONTROL
7352
7351
I905
VCEGO
+5V_INT_SW
7341
7004
7348
LATCH
+5V_INT_SW
7326
7327
UNDERVOLTAGE
PROTECTION
6321
3321
6322
+9V_STBY
3373
VSA
+5V_INT_SW
3349
3328
8V6
VCC
3320
3103
2V5
3322
3323
VSA_CONTROL
VCC_GO
LATCH
POK
7333 3+4
7
6
5
4
6333
3333
1
6334
2
A7
A7
3392
A6
F601
36083606
3666
3609
3603
3604
3605
3679
3682
I618
3651
6340
13
6341
14
SUPPLY_ON
5600
16
1246
3671
3104
3660
3661
3659
7608
3663
I620
14
3610
2663
7650
MC33368P
7
6
3
5
- DC_PROT -
3361
7362
3340
3364
6362
A6
7610
VCC
ZCDET
CS
FB
GATE
MULT
3358
6364
POWER_OK
5612
6661
12
11
STANDBY
I613
6611
3359
6365
9LC4.41E AB6.
3675
F610
7661
MC34063D
6
VCC
1
SWC
7
IS
8
DCOL
3641
7640
3388
F600
5660
2
SWE
3677
5
I625
POK
DC_PROT
+5V_INT_SW
3389
7389
RES
1M03
1
2
3
4
5
6
7
8
9
10
400V_HOT
SW25V_HOT
6665
F609
7641
7642
6642
A7
A6
+12V_OVP
TO 1M03(1J00)
B16
PDP DISPLAY
2664
BIAS
2662
LLC SUPPLY
A6
25V_HOT
AUX SUPPLY
A7
7090
7091
7092
PROTECTION
SOFTSTART
CONTROL
CURRENT
PROTECTION
+30V
70-90V
3090
3092
&
7013
3089
3081
- CONTROL -
7001
MC34067P
15
VCC
14
OA
3
OSCCC
6
10
EAO
FI
8
lp
12
OB
7
ln
1260
T2A
1110
T5A
I105
1200
T2A
VCC_GO
A6
I220
+5V_INT_SW
7093
LM317T
IN OUT
COM
6002
3675
5260
I101
7110
3107÷3109
I213
I208
7202
6202
3095
3096
3097
F003
F004
7112
TEA1507P
CONTROL
1
VCC
3
CTRL
7200
3202
POK
F001
6111
3082
5001
4
2
DRAIN
ISENCE
DRIVER
3206
3203
3050
GND
DEM
3209
3084
SW25V_HOT
7007
7020
HIGH
6
SIDE
DRIVE
7
7008
7021
LOW
10
SIDE
DRIVE
9
12
7117
8
5
6
2
3113
4
6111
I214
3214
VA
7050
I200
SEQUENCE
DISCHARGE
400V_HOT
I038
I057
I083
7260
L4973V3.3
REGULATOR
7
VCC
8
VFB
3116 3117
I106
6113
2114
7212
TEA1507P
CONTROL
3
CTRL
4
DEMAG
1
VCC
GND
6211
6142
VS
6050
2053
7005
7006
HOT GROUND
OUT
3118
3115
DRAIN
DRIVE
6213
I202
2
3
5121
8
6
7052
7003
TCET1102
2143
5002
16
14
F005
3
12
11
6
10
9
5004
16
14
3
12
9
6
10
11
7002
TCET1102
2143
COLD GROUND
- +12V-SUPPLY -
5268
3269
- VA-SUPPLY -
+5V_INT_SW
7120
TCET1102
2143
- VCC-SUPPLY -
I236
7217
3149
3218
3213
3220
3053
+T
I201
3268
6133
3111
5220
1
4
5
7
3
+5V_INT_SW
LATCH
1084
T1.0A
6044
1082
T2.5A
1083
T2.5A
6029
7121
7130
14
13
12
11
8
14
7220
TCET1102
2
F293
F294
+12V
+8V6
VCC
+12V
VA
VCC
VS
VA
VCC
VCC
VA
VCC
F_16040_022.eps
240206
1002
1M10
1M46
0323
0342
0352
7
6
5
4
3
PDP AUDIO
2
1
1
2
AMBI LIGHT
3
4
IBO ZAPPER
1
2
3
TO (1J01)
5
6
7
8
9
10
1
3
4
5
TO CN23
6
PDP DISPLAY
8
9
10
1
3
4
TO CN42
PDP DISPLAY
5
7
1
4
TO CN52
5
PDP DISPLAY
7
TO 1M02
C
TO 1M10
AL
OR 1301
K3
1M46
B16
SSB
(RES)
(RES)
A3
6291
6642
3039
VRA
VSA_CONTROL
6226
5229
3228
7502
7042
7010
7011
A3
22942294
F016
3037
6042
VRS
FEEDBACK
6230
F116
1
K
2
R
A
3
5290
VS
2045
6045
2029
6021
3022
3080
6012
2269
2121
+30V
3111
VA
Adj.
3229
2021
3072
3057
3224
5293
5291
5292
VSND_POS
VSND_NEG
A2
A3
5225
7230
IN OUT
COM
DC_PROT
GND_SND
70-90V
VTUN
+30V
VRS
+12V
VCC
+8V6
VB
A2
VA
+5V_STBY_SW
VS
VTUN
+9V_STBY
Page 10
Block Diagrams, Test Point Overviews, and Waveforms
Note: Figures below can deviate slightly from the actual
situation, due to the different set executions.
8.1General Alignment Conditions
Perform all electrical adjustments under the following
conditions:
Mains voltage and frequency: 220-240 V / 50/60 Hz.
Allow the set to warm up for approximately 10 minutes.
Test probe: Ri > 10 MΩ; Ci < 2.5 pF.
8.2Hardware Alignments
There are no hardware alignments foreseen for the IBO Zapper
module.
8.3Software Alignments
With the software alignments of the Service Alignment Mode
(SAM) the geometry, white tone and tuner (IF) can be aligned.
To store the data: Use the RC button Menu to switch to the
main menu and next, switch to ‘Stand-by’ mode.
8.3.1ADC Gain and Grey Scale Alignment
The table below shows a number of NVM settings used for
each model of TV set. Be sure to use the correct editor in the
SAM menu (NVM Editor or SC NVM Editor), because the first
one is used for the Hercules NVM, and the second one for the
SCALER (SC) part of the TV set.
Table 8-1 ADC gain and grey scale alignment
SDTV ADC Gain settings: Use the NVM Editor in SAM to set these values in
understanding the function of each setting, because
incorrect NVM settings may seriously hamper the
correct functioning of the TV set!
•Do not change the Scaler NVM settings, as this will
hamper the DVI / HDMI functionality of the TV set!
•Always note down the existing NVM settings, before
changing the settings. This will enable you to return to the
original settings, if the new settings turn out to be incorrect.
Page 34
EN 34LC4.41E AB8.
Alignments
8.3.2Panel Size Settings
The table below shows the NVM settings for panel selection,
based on panel size and manufacturer. Use the SC NVM editor
in the SAM menu to change the panel code at decimal address
320.
Caution:
•Make sure to choose the right panel, because incorrect
NVM settings may seriously hamper the correct
functioning of the TV set!
•Always note down the existing NVM settings, before
changing the settings. This will enable you to return to the
original settings, if the new settings turn out to be incorrect.
Table 8-2 Panel size settings
Option table for panel size settings
Manufacturer
SDI4202
FHP
LGE
Size (inch)Panel code (hex)
4205
4203
8.3.3Options
Options OP1...OP7 in the SAM menu can be used for quickly
restoring 64 features or settings of the HERCULES part of the
TV set to their original default factory values (8 groups of 8
features/settings each). When the decimal value of one option
byte OP1...OP7 is changed (see the first table below) then a
group of 8 bits, representing 8 HERCULES options or features,
is changed as well (see the second table below for a detailed
description of the features or settings that are changed).
The second table shows which option byte (OP1...OP7)
represents which group of 8 option bits. Each bit (0...7)
switches a particular HERCULES feature or setting ON or OFF,
depending on its value (1 or 0).
It is also possible to change the features or settings mentioned
in the second table directly at bit level, by means of the NVM
Editor in the SAM menu. In the NVM Editor, first the correct
NVM address (ADR) has to be entered, then the correct value
(VAL, 1 or 0) for each bit (see second table), and finally the
settings have to be stored (STORE). For quickly restoring the
HERCULES part of the TV set to its original factory settings,
however, it is more convenient to simply enter the default
factory settings OP1...OP7 that are given in the first table
below. How to do this, is described in the next paragraph.
Table 8-3 Option codes OP1...OP7
Option table for quickly restoring the HERCULES to its
If you wish to know which features or settings of the
HERCULES are changed via OP1...OP7, or if you want to
change each option or feature bit by bit, use the more detailed
table below.
Note: the table below contains only part of the NVM settings
that can be changed. A second range of settings and features
can be found in Chapter 5 of this manual, in table NVM Default values. The settings mentioned there can only be changed via
the NVM editor. For further settings, see also the table “ADC
Gain and Grey scale alignment” elsewhere in this manual.
How to Change an Option Byte
As has been explained above, an Option byte (OP) represents
a number of different HERCULES options. Changing these
bytes directly makes it possible to set all HERCULES options
very fast. All options are controlled via seven option bytes.
Select the option byte (OP1.. OP7) with the Menu Up/ Down
keys, and enter the new (decimal) value. For the correct
Factory Default settings, see the first table below. For more
detailed information, see the second table.
Leaving the Option submenu saves the changes in the Option
Byte settings. Some changes will only take effect after the set
has been switched “off” and “on” with the AC power switch (cold
start).
Page 35
Table 8-4 Option codes in detail, at bit level
Alignments
EN 35LC4.41E AB8.
Option byte & bit table for restoring the TV set to its original Factory Default settings via the NVM Editor in the SAM menu
Model number 42PF5521D/10/12
OP1Description of feature/option to be switched ON or OFF
bit 7 (msb)OP_PHILIPS_TUNER11
bit 6OP_FM_RADIO00
bit 5OP_LNA00
bit 4OP_ATS // for EU11
bit 3OP_ACI11
bit 2OP_UK_PNP11
bit 1OP_VIRGIN_MODE00
bit 0 (lsb)OP_CHINA00
Total DEC Value156156
Total HEX Value9C9C
OP2
bit 7 (msb)OP_HDMI-2X11
bit 6OP_IBEX (for DVB)11
bit 5OP_CHANNEL_NAMING11
bit 4OP_LTI (Lum Transcient Improvmt)00
bit 3OP_TILT00
bit 2OP_FINE_TUNING11
bit 1OP_BACKLIGHT_DIMMING (for Malibu only)00
bit 0 (lsb)OP_HUE11
Total DEC Value229231
Total HEX ValueE5E5
OP3
bit 7 (msb)OP_EW_FUNCTION00
bit 6OP_PIXEL_PLUS (for Option A)01
bit 5OP_SCL_RECOVERY11
bit 4OP_SPLITTER // temp00
bit 3OP_VIRTUAL_DOLBY11
bit 2OP_WIDE_SCREEN11
bit 1OP_WSSB11
bit 0 (lsb)OP_OP_ME5 // OP_ME5 - 5/6 local buttons implementation11
Total DEC Value47111
Total HEX Value2F6F
OP4
bit 7 (msb)OP_LIP_SYNC (for PDP only)11
bit 6OP_HD11
bit 5OP_1000P_TEXT11
bit 4OP_DELTA_VOLUME11
bit 3OP_TAIWAN_KOREA00
bit 2OP_VOLUME_LIMITER00
bit 1OP_STEREO_DBX00
bit 0 (lsb)OP_STEREO_NICAM_2CS11
Total DEC Value241241
Total HEX ValueF1F1
OP5
bit 7 (msb)OP_AV111
bit 6OP_AV211
bit 5OP_AV311
bit 4OP_CVI11
bit 3OP_SVHS211
bit 2OP_SVHS311
bit 1OP_HOTEL_MODE00
bit 0 (lsb)OP_SIMPLY_FACTORY=OP_BTSC_AVSTEREO00
Total DEC Value252252
Total HEX ValueFCFC
OP6
bit 7 (msb)OP_PERSONAL_ZAPPING00
bit 6OP_SMART_SURF 00
bit 5OP_FMTRAP00
bit 4OP_COMBFILTER11
bit 3OP_ACTIVE_CONTROL11
bit 2OP_VIDEO_TEXT00
bit 1OP_LIGHT_SENSOR11
bit 0 (lsb)OP_TWIN_TEXT11
Total DEC Value2727
Total HEX Value1B1B
OP7
bit 7 (msb)OP_TIME_WIN100
bit 6OP_DVB_USB = OP_MALAY00
bit 5OP_AMBILIGHT00
bit 4OP_COLUMBUS11
bit 3OP_DUMMY600
bit 2OP_DUMMY700
bit 1OP_WEST_EU11
bit 0 (lsb)OP_MULTI_STANDARD_EUR11
Total DEC Value1919
Total HEX Value1313
42PF7521D/10/12
50PF7521D/10
(TBD)
Page 36
EN 36LC4.41E AB9.
Circuit Descriptions, Abbreviation List, and IC Data Sheets
9.Circuit Descriptions, Abbreviation List, and IC Data Sheets
Index of this chapter:
9.1 Introduction
9.2 IBO Zapper 2 Module
9.3 Block diagram IBO Zapper 2 Module
9.11 Abbreviation List
9.12 IC Data Sheets
Note:
•Only information that is related ito the IBO Zapper 2
module is published in this manual. For the other
information, see the relevant chassis manual (order code
on front page).
9.1Introduction
The LC4.41 chassis is a global chassis for the year 2006. It is
the successor of the LC4.3 chassis and covers screen sizes of
42 and 50 inch (in 16:9 ratio). It has a new styling, called ME6
(see front page). There are two different picture qualities
available, depending on the model: Pixel Plus in the
xxPF7521D/10 models, and Digital Crystal Clear in the
42PF5521D/10 and /12 models.
The Digital Video Broadcasting (DVB) TV sets/models
discussed in this manual are a combination of a standard TV
set and an IBO Zapper 2 module.
9.3Block diagram IBO Zapper 2 Module
ni FH
FI golana
hctiw
s A/D
CGA
QRI
C2I
/nO rewo
P
ffO
V21
5
V
ni FH
FI golanaC2ICGA
USP
FI latigidni FI
RENUT dirbyh
6131DT
FEH+XUM
renut C2ICGA
9.2IBO Zapper 2 Module
The “IBO Zapper 2” module is meant to receive, process, and
transfer Digital Video Broadcasting-Terrestrial (DVB-T) signals
to the internal TV interface for audio, video, and control. The
“IBO Zapper 2” is intended for use in combination with an
analogue TV chassis.
Differences with respect to the earlier version of the IBO zapper
module are:
•The PCMCIA connector is different.
•The USB connector has been removed.
eludom reppaZOBI
i ST
tuo ST
GATJGATJ
n
MDFOC
64001
2I
2I
C
C
C2I
MORPEE
)sgnittes resu(
L
NOC
ORT
.I.C
A0070VTS
UP
tuo ST
F/I
C
GAT
JE
E
D
TS inI2C0SmCard1SmCard0
M
RIBSU1C2ITESER232SR
UIM
M
XU
ed
ed
oc
GEP
UPC
-AICMCP
rotcennoc
HSAL
F
+
hctaL
viec
r
narT
e
s
L
MA
ATX
RDS
SPDIF I2SAnalog Video Out
R
CSED
oid
uA-1GEPM
r
ediV-2
o
redoced
DSO
OJOM
xx38xnp
BM 4
MA
RDS
BM 6
1
ua latigid
oi
d
oidua
a
golan
CAD
ua
rp
:4:
4( BGR
cnysSBVC
Y
ro
ce
s
R,L oid
T( yrami
:)V
+ )4
)4:4:4( rPbP
V( yradnu
:)RC
SBVC
T
232SR/LT
32S
2
R
E_14970_036.eps
011105
Figure 9-1 Block Diagram IBO zapper 2 module
Page 37
Circuit Descriptions, Abbreviation List, and IC Data Sheets
EN 37LC4.41E AB9.
9.4PNx83xx MOJO
The MOJO is a source decoder chip targeted for very low cost
application in integrated digital televisions.The device contains
all hardware and software to be able to decode and display
MPEG2 transport streams, including:
•Descrambling
•Demultiplexing
•Audio / video decompression
•Video encoding.
•Overlay graphics provisions
Some features of the MOJO are:
•32-bit PR1910 core operating at 120 MHz.
•16-bit memory and peripheral interface to connect ROM,
NOR Flash and various peripherals.
•Sixteen external interrupt inputs shared with PIO lines.
•Several embedded peripheral units with physical interfaces
to:
– Two UART (RS-232) data ports
–Two I
– Two smart-card reader interfaces
– One Integrated Conditional Access Module interface
•Supports parallel and serial transport stream input
interfaces
2
C master / slave transceivers
9.5Front End
The front end of the “IBO Zapper” module is almost identical to
the “IBO+” module as used in the A10E with the exception that
the Transport Streams that come from the COFDM
demodulator are now fed through the PCMCIA controller first.
The PCMCIA controller receives encrypted Transport Streams
from the COFDM demodulator. Via the PCMCIA card, these
encrypted Transport Streams are decrypted, and transported
to the MOJO.
9.6Back End
The MOJO is the main building block of the back-end of the
“IBO Zapper” module. The IC decodes the MPEG-2 stream into
analogue video and digital audio.
9.6.1Transport Stream Input
The Transport Stream input is according to MPEG2 standard.
In the “IBO Zapper 2”, only 8-bit parallel is supported. The used
TS names are TDA_DATA.
9.6.2Video Outputs
The MOJO has two analogue video outputs:
•Primary (TV): YUV + RGB
•Secundary (VCR): CVBS
The primary MOJO output is used as input for the TV display
and is fed either to the Hercules YUV/RGB input (pins 78/79/
80), for teletext insertion purposes, or directly to the analogue
Scaler input D2/C2/B2. The signal path is as follows:
switch 7G09 chooses between the SCART1 input signal and
the YUV/RGB output of the MOJO. The signal selected by
switch 7G09 is passed on to one group of the inputs of switch
7E00. The other group of inputs of this switch is connected to
the three analogue input pins of the DVI-D connector. The
output signal of switch 7E00 is passed on to the Hercules input,
pins 78/79/80 and to the Scaler input D2/C2/B2 via switch 7E01
in the MUX-SYNC interface. This switch chooses between the
MOJO output signal and the Hercules output signal, which is
used for SDTV signals (analogue terrestrial TV reception via
the analogue receiving part). The Hercules output is not only
used for SDTV signals, but also for MOJO output signals that
were first sent to the Hercules input for e.g. teletext reinsertion
purposes before they are passed on to the Scaler.
The secundary MOJO output, which delivers CVBS signals, is
used for monitoring purposes or for recording via the SCART 2
output of the TV set. The signal path of the secundary MOJO
output is as follows:
the CVBS/VCR signal coming from the MOJO is sent to the
Hercules video switch input, pin 58, via switch 7G07. The
signal then appears on one of the outputs of the Hercules video
switch, pin 48, and is passed on via switches 7219 and 7G10
to pin 19 of SCART 2, which is the CVBS/monitor output.
For further details, see the manuals of the original TV sets on
which the various models of IBO zappers are based.
9.6.3Audio Outputs
The MOJO has two audio output interfaces:
•SPDIF Out: The SPDIF sound output goes directly to a
connector on the back of the module.
•I2S Out: This digital sound output is fed through a DAC and
the analogue L/R signals are directely fed into the
Hercules.
9.7IBOLink Interface
The IBOLink™ approach is such that the conventional TV
microcontroller is re-used when digital functionality is added. In
principle, the TV can still operate without the bolt-on module.
The IBOLink™ software is added to the TV-set software, and is
operating as a software bridge.
9.8Control Interface
The “IBO Zapper” is connected as a slave I2C device, The I2C
bus should be +5V tolerable and operating at 100kHz(MAX).
The “IBO Zapper” module slave address is 0xE4 (similar to
IBO+) but is configurable via IBOLink.
All communication from digital module to Television chassis
has to be initiated via an active low hardware interrupt line from
the digital module.
9.9UART Interface
The UART interfaces (Universal Asynchronous Receiver And
Transmitter) are serial interfaces, which are used to transfer
data and commands between two devices.
The “IBO Zapper” system uses an UART interface for serial
communication with a PC for:
•Diagnostic SW for Service or Production
•SW uploading for Service or Development
9.10 Power Supply IBO Zapper Module
The “IBO Zapper” module operates from a single 12V supply
provided by the TV chassis. All other voltages that the module
needs are derived from the +12V. The module has four
different physical power states:
•“Off” State.
•“Passive Standby”.
•“Active Standby”.
•“On” State.
Please refer to the LC4.31E AA manual for more information.
Page 38
EN 38LC4.41E AB9.
Circuit Descriptions, Abbreviation List, and IC Data Sheets
9.11 Abbreviation List
0/6/12SCART switch control signal on A/V
board. 0 = loop through (AUX to TV), 6
= play 16:9 format, 12 = play 4:3
means of a predefined TXT page
ADCAnalogue to Digital Converter
AFCAutomatic Frequency Control; Control
signal used to tune and lock to the
correct frequency
AGCAutomatic gain control (feedback)
signal to the tuner. This circuit ensures
a constant output amplitude
regardless of the input amplitude
AMAmplitude Modulation; A "data
encoding to a carrier" method, such
that the carrier amplitude is
proportional to the data value
AP or A/PAsia Pacific
ARAspect Ratio: 4 by 3 or 16 by 9
ASDAutomatic Standard Detection
AVExternal Audio Video
B-SC1-INBlue SCART1/EXT1 in
B-SC2-INBlue SCART2/EXT2 in
B-TXTBlue TeleteXT
B/GMonochrome TV system. Sound
carrier distance is 5.5 MHz. B= VHF-
band, G= UHF-band
C-FRONTChrominance front input
CBACircuit Board Assembly (also called
PCB or PWB)
CLConstant Level: audio output to
connect with an external amplifier
CLUTColour Look-Up Table
COFDMCOLour LUMinance Baseband
Universal Subsystem. IC performing
noise reduction and 2D/3D comb
filtering
ComPairComputer aided rePair. A tool for
diagnosing a TV through a PC
controlled interface
CSMCustomer Service Mode
CVBSComposite Video and Blanking Signal;
A single video signal that contains
luminance, colour, and timing
information
CVBS-EXTCVBS signal from external source
(VCR, VCD, etc.)
CVBS-INTCVBS signal from internal Tuner
CVBS-MONCVBS monitor signal
CVBS-TER-OUTCVBS TERrestrial OUTput signal
DACDigital to Analogue Converter
DBEDynamic Bass Enhancement: extra
low frequency amplification
DFUDirections For Use: Owner's manual
DNRDynamic Noise Reduction / Digital
Noise Reduction; Noise reduction
feature of the set
DRAMDynamic RAM; dynamically refreshed
RAM
DSPDigital Signal Processing
DSTDealer Service Tool; Special remote
control designed for dealers to enter
e.g. service mode (a DST-emulator is
available in ComPair)
DTSDigital Theatre System; A multi-
channel surround sound format,
DVBDigital Video Broadcast; A method of
DVB-TDVB-Terrestrial; HDTV standard for
DVDDigital Versatile Disc
EEPROMElectrically Erasable and
EPGElectronic Program Guide: system
EUEurope
EXTEXTernal (source), entering the set by
FBLFast BLanking; DC signal
FMField Memory; A memory chip that is
FRCFrame Rate Converter
HH_sync to the module
HAHorizontal Acquisition; horizontal sync
HDHigh Definition
HPHeadPhone
IMonochrome TV system. Sound
IBOIntelligent Bolt On
2
I
CIntegrated IC bus
2
I
SIntegrated IC Sound bus
ICIntegrated Circuit
IFIntermediate Frequency
InterlacedScan mode where two fields are used
IRInfra Red
IRQInterrupt ReQuest
Last StatusThe settings last chosen by the
LATAMLATin AMerica
LC04Philips chassis name for LCD TV 2004
LCDLiquid Crystal Display
LEDLight Emitting Diode; A semiconductor
L/L'Monochrome TV system. Sound
LSLoudSpeaker
LVDSLow Voltage Differential Signalling,
M/NMonochrome TV system. Sound
MOSFETMetal Oxide Semiconductor Field
MPEGMotion Pictures Experts Group. An
similar to Dolby Digital
transmitting digital audio and video,
based on MPEG2
the EU
Programmable Read Only Memory
used by broadcasters to transmit TV
guide information (= NexTView)
SCART or by cinches (jacks)
accompanying RGB signals. To blank
the video signal when it is returning
from the right side of the screen to the
left side. The video level is brought
down below the black video level
capable of storing one or more TV
picture fields / Frequency Modulation;
A technique that sends data as
frequency variations of a carrier signal
pulse
carrier distance is 6.0 MHz. VHF- and
UHF-band
to form one frame. Each field contains
half the number of the total amount of
lines. The fields are written in "pairs",
causing line flicker.
customer and read and stored in RAM
or in the NVM. They are called at startup of the set to configure it according
to the customer's preferences
project
diode that emits light when a current is
passed through it
carrier distance is 6.5 MHz. L' is Band
I, L is all bands except for Band I
data transmission system for high
speed and low EMI communication.
PIGPicture In Graphic
PIPPicture In Picture
PLLPhase Locked Loop. Used, for
Progressive ScanScan mode where all scan lines are
PWBPrinted Wiring Board (also called PCB
RAMRandom Access Memory
RCRemote Control transmitter
RC5 or 6Remote Control system 5 or 6, the
RGBRed, Green, and Blue colour space;
RGBHVRed, Green, Blue, Horizontal sync,
ROMRead Only Memory
SAMService Alignment Mode
S/CShort Circuit
SCARTSyndicat des Constructeurs
SCLSerial CLock Signal on I
SDStandard Definition
SDASerial DAta Signal on I
SDRAMSynchronous DRAM
SECAMSÉquence Couleur Avec Mémoire;
sound decoder
Audio Multiplexing; This is a digital
sound system, mainly used in Europe
Committee. Colour system used
mainly in North America and Japan.
Colour carrier NTSC M/N = 3.579545
MHz, NTSC 4.43 = 4.433619 MHz
(this is a VCR norm, it is not
transmitted off-air)
data such as alignment values, preset
stations
used mainly in Western Europe
(colour carrier = 4.433619 MHz) and
South America (colour carrier PAL M =
3.575612 MHz and PAL N = 3.582056
MHz)
International Association
example, in FST tuning systems. The
customer can directly provide the
desired frequency
displayed in one frame at the same
time, creating a double vertical
resolution.
or CBA)
signal from the remote control receiver
The primary colour signals for TV. By
mixing levels of R, G, and B, all colours
(Y/C) are reproduced
and Vertical sync
d'Appareils Radiorécepteurs et
Téléviseurs; This is a 21-pin connector
used in EU, that carries various audio,
video, and control signals (it is also
called Péritel connector)
Colour system mainly used in France
and East Europe. The chroma is FM
modulated and the R-Y and B-Y
signals are transmitted line
sequentially. Colour carriers=
4.406250 MHz and 4.250000 MHz
2
C bus
2
C bus
SIFSound Intermediate Frequency
SMPSSwitched Mode Power Supply
SNDSouND
SOPSSelf Oscillating Power Supply
SPDIFSony Philips Digital Interface; a
consumer interface, used to transfer
digital audio
SRAMStatic RAM
STBYSTandBY
SVHSSuper Video Home System
SWSoftware or Subwoofer or Switch
THDTotal Harmonic Distortion
TSTransport Stream
TXTTeletext; TXT is a digital addition to
analogue TV signals that contain
textual and graphical information (25
rows x 40 columns). The information is
transmitted within the first 25 lines
during the Vertical Blank Interval (VBI)
uPMicroprocessor
USBUniversal Serial Bus
VAVertical Acquisition
VLVariable Level out: processed audio
output towards external amplifier
VCRVideo Cassette Recorder
VGAVideo Graphics Array; 640x480 (4:3)
WDWatch Dog
WYSIWYRWhat You See Is What You Record:
record selection that follows main
picture and sound
XTALQuartz crystal
YLuminance signal
Y/CY consists of luminance signal,
blanking level and sync; C consists of
chroma (colour) signal
YPbPrThis is a scaled version of the YUV
colour space. Y= Luminance, Pb/Pr=
Colour difference signals B-Y and R-Y,
other amplitudes w.r.t. to YUV
YUVColour space used by the NTSC and
PAL video systems. Y is the luminance
and U/V are the colour difference
signals
Page 40
EN 40LC4.41E AB9.
9.12 IC Data Sheets
This section shows the internal block diagrams and pin layouts
of ICs that are drawn as "black boxes" in the electrical diagrams
(with the exception of "memory" and "logic" ICs).
9.12.1 Diagram K1, PNx83xx (IC7100)
Block Diagram
Circuit Descriptions, Abbreviation List, and IC Data Sheets
16 bit@133 MHz
EJTAG, DSU
Priority int ctrl
Clock, Reset
Power down
I2C-unit1
I2C-unit2
GPIO
Infrared
Boot
CPU PR1910
Fast PI-Bus@120 MHz
PI BridgeDMA
Slow PI-Bus (60 MHz)
MPEG system processor
Video decoder
Audio decoder
Background color
Display
MIU
SDRAM interface
3L PVD
suB
Central Data Unit
suB
2
L PV
D
USB host
RS232-UART0
RS232-UART1
ISO7816-UART
Graphics (OSD)
Cursor
Mixer unit
DENC
Analog video
RGB, Y,C,CVBS
Figure 9-2 PNx831x architecture and data paths
CCIR
CCIR-656
E_14970_043.eps
020605
Page 41
Circuit Descriptions, Abbreviation List, and IC Data Sheets