Philips HEF4027BT, HEF4027BPB, HEF4027BP, HEF4027BDB, HEF4027BD Datasheet
...
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
∙The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
∙The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC
HEF4027B flip-flops
Dual JK flip-flop
Product specification |
|
January 1995 |
|||||
File under Integrated Circuits, IC04 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Philips Semiconductors |
Product specification |
|
|
Dual JK flip-flop
HEF4027B flip-flops
DESCRIPTION
The HEF4027B is a dual JK flip-flop which is edge-triggered and features independent set direct (SD), clear direct (CD), clock (CP) inputs and outputs
(O,O). Data is accepted when CP is LOW, and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (CD) and set-direct (SD) are independent and override the J, K, and CP inputs. The outputs are buffered for best system performance.
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.
Fig.1 Functional diagram.
FUNCTION TABLES
|
|
INPUTS |
|
|
|
OUTPUTS |
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SD |
CD |
|
CP |
|
J |
K |
|
O |
|
|
|
|
|
|
O |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
||
H |
L |
|
X |
|
X |
X |
|
H |
|
|
L |
||
L |
H |
|
X |
|
X |
X |
|
L |
|
|
H |
||
H |
H |
|
X |
|
X |
X |
|
H |
|
|
H |
||
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
INPUTS |
|
|
|
|
OUTPUTS |
||||||
|
|
|
|
|
|
|
|
|
|
||||
SD |
CD |
|
CP |
J |
K |
On + 1 |
|
|
n + 1 |
||||
O |
|||||||||||||
L |
L |
|
|
|
L |
L |
|
|
no change |
||||
|
|
|
|
|
|
|
|
|
|
|
|||
L |
L |
|
|
|
H |
L |
|
H |
|
|
L |
||
L |
L |
|
|
|
L |
H |
|
L |
|
|
H |
||
L |
L |
|
|
|
H |
H |
|
|
On |
||||
|
|
|
|
O |
n |
|
|||||||
Notes
1.H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) X = state is immaterial
= positive-going transition
On + 1 = state after clock positive transition
PINNING
J,K |
synchronous inputs |
|
CP |
clock input (L to H edge-triggered) |
|
SD |
asynchronous set-direct input (active HIGH) |
|
CD |
asynchronous clear-direct input (active HIGH) |
|
O |
true output |
|
|
complement output |
|
O |
|
|
HEF4027BP(N): 16-lead DIL; plastic (SOT38-1)
HEF4027BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
HEF4027BT(D): 16-lead SO; plastic (SOT109-1)
( ): Package Designator North America
FAMILY DATA, IDD LIMITS category FLIP-FLOPS
See Family Specifications
Fig.2 Pinning diagram.
January 1995 |
2 |
Loading...