Philips HEF40174BU, HEF40174BT, HEF40174BPB, HEF40174BP, HEF40174BDB Datasheet
...
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
∙The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
∙The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC
HEF40174B
MSI
Hex D-type flip-flop
Product specification |
|
January 1995 |
|||||
File under Integrated Circuits, IC04 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Philips Semiconductors |
Product specification |
|
|
Hex D-type flip-flop
HEF40174B
MSI
DESCRIPTION
The HEF40174B is a hex edge-triggered D-type flip-flop with six data inputs (D0 to D5), a clock input (CP), an
overriding asynchronous master reset input (MR), and six
buffered outputs (O0 to O5). Information on D0 to D5 is transferred to O0 to O5 on the LOW to HIGH transition of
CP if MR is HIGH. When LOW, MR resets all flip-flops (O0 to O5 = LOW) independent of CP and D0 to D5.
Fig.1 Functional diagram.
PINNING |
|
||
|
D0 to D5 |
data inputs |
|
|
CP |
clock input (LOW to HIGH; edge-triggered) |
|
|
|
master reset input (active LOW) |
|
|
MR |
|
|
|
O0 to O5 |
buffered outputs |
|
|
|
FUNCTION TABLE |
|
|
||
Fig.2 Pinning diagram. |
|
INPUTS |
|
OUTPUT |
||
|
|
|
|
|||
|
|
CP |
D |
MR |
O |
|
|
|
|
H |
H |
H |
|
HEF40174BP(N): 16-lead DIL; plastic |
|
L |
H |
L |
||
|
(SOT38-1) |
|
||||
|
|
|
|
|
||
HEF40174BD(F): |
16-lead DIL; ceramic (cerdip) |
|
X |
H |
no change |
|
|
(SOT74) |
X |
X |
L |
L |
|
HEF40174BT(D): 16-lead SO; plastic |
||||||
Notes |
|
|
|
|||
|
(SOT109-1) |
|
|
|
||
|
|
|
|
|
||
( ): Package Designator North America
FAMILY DATA, IDD LIMITS category MSI
See Family Specifications
January 1995
1.H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) X = state is immaterial
= positive-going transition
= negative-going transition
2
Loading...