INTEGRATED CIRCUITS
DATA SHEET
74LVC2245A
Octal transceiver with direction pin; 30 Ω series termination resistors; 5 V input/output tolerant; 3-state
Product specification |
1999 Jun 15 |
Supersedes data of 1999 Mar 23
File under Integrated Circuits, IC24
Philips Semiconductors |
Product specification |
|
|
Octal transceiver with direction pin; 30 Ω series
74LVC2245A
termination resistors; 5 V input/output tolerant; 3-state
FEATURES
∙5 V tolerant inputs/outputs for interfacing with 5 V logic
∙Wide supply voltage range of 1.2 to 3.6 V
∙CMOS low power consumption
∙Direct interface with TTL levels
∙Integrated 30 Ω termination resistors
DESCRIPTION
The 74LVC2245A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. These
features allow the use of these devices as translators in a mixed 3.3 V/5 V environment.
The 74LVC2245A is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The ‘245’ features an output enable (OE) input for easy cascading and a send/receive (DIR) input for direction control OE controls the outputs so that the buses are effectively isolated.
The 74LVC2245A is designed with 30 Ω series termination resistors in both HIGH and LOW output stages to reduce line noise.
FUNCTION TABLE
See note 1.
|
|
|
INPUT |
|
INPUT/OUTPUT |
||
|
|
|
|
|
|
|
|
|
|
|
|
DIR |
An |
|
Bn |
|
OE |
||||||
|
|
|
|
|
|
|
|
|
L |
|
L |
A = B |
|
inputs |
|
|
|
|
|
|
|
|
|
|
L |
|
H |
inputs |
|
B = A |
|
|
|
|
|
|
|
|
|
|
H |
|
X |
Z |
|
Z |
|
|
|
|
|
|
|
|
|
Note
1.H = HIGH voltage level; L = LOW voltage level; X = don’t care;
Z = high-impedance OFF-state.
ORDERING INFORMATION
OUTSIDE NORTH |
|
|
|
PACKAGE |
|
|
|
NORTH AMERICA |
|
|
|
|
|
||
TEMPERATURE |
|
|
|
|
|||
AMERICA |
PINS |
PACKAGE |
MATERIAL |
CODE |
|||
|
|||||||
|
RANGE |
||||||
|
|
||||||
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
74LVC2245AD |
74LVC2245AD |
−40 to +85 °C |
20 |
SO |
plastic |
SOT163-1 |
|
|
|
|
|
|
|
|
|
74LVC2245ADB |
74LVC2245ADB |
|
20 |
SSOP |
plastic |
SOT339-1 |
|
|
|
|
|
|
|
|
|
74LVC2245APW |
74LVC2245APW DH |
|
20 |
TSSOP |
plastic |
SOT360-1 |
|
|
|
|
|
|
|
|
1999 Jun 15 |
2 |
Philips Semiconductors |
Product specification |
Octal transceiver with direction pin; 30 Ω series
74LVC2245A
termination resistors; 5 V input/output tolerant; 3-state
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf ≤ 2.5 ns.
SYMBOL |
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
|
|
|
|
|
tPHL/tPLH |
propagation delay An to Bn; Bn to An |
CL = 50 pF; VCC = 3.3 V |
3.9 |
ns |
CI |
input capacitance |
|
5.0 |
pF |
CPD |
power dissipation capacitance per buffer |
VI = GND to VCC; note 1 |
27 |
pF |
Note
1.CPD is used to determine the dynamic power dissipation (PD in μW). PD = CPD × VCC2 × fi + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz; fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
Σ(CL × VCC2 × fo) = sum of the outputs.
PINNING
PIN |
|
|
|
SYMBOL |
DESCRIPTION |
|
|
|
|
|
|
1 |
|
DIR |
|
direction control |
|
|
|
|
|
|
|
2, 3, 4, 5, 6, 7, 8, 9 |
|
A0 to A7 |
|
data inputs/outputs |
|
10 |
|
GND |
|
ground (0 V) |
|
|
|
|
|
|
|
18, 17, 16, 15, 14, 13, 12, 11 |
|
B0 to B7 |
|
data inputs/outputs |
|
19 |
|
|
|
|
output enable input (active LOW) |
|
OE |
|
|
||
|
|
|
|
|
|
20 |
|
VCC |
|
DC supply voltage |
1999 Jun 15 |
3 |
Philips Semiconductors |
Product specification |
Octal transceiver with direction pin; 30 Ω series
74LVC2245A
termination resistors; 5 V input/output tolerant; 3-state
handbook, halfpage
DIR |
1 |
|
20 |
VCC |
|||
|
|
|
|
|
|
|
|
A0 |
2 |
|
19 |
OE |
|||
A1 |
|
|
|
B0 |
|||
3 |
|
18 |
|||||
|
|
|
|
B1 |
|||
A2 |
4 |
|
17 |
||||
A3 |
|
|
|
B2 |
|||
5 |
16 |
||||||
A4 |
|
2245 |
|
|
B3 |
||
6 |
|
15 |
|||||
A5 |
|
|
|
B4 |
|||
7 |
|
14 |
|||||
A6 |
8 |
|
|
B5 |
|||
|
13 |
||||||
A7 |
9 |
|
|
B6 |
|||
|
12 |
||||||
GND 10 |
|
|
B7 |
||||
11 |
|||||||
|
|
|
|
|
|
|
|
|
|
MNA363 |
|
|
|
Fig.1 Pin configuration.
19 |
G3 |
|||
|
||||
1 |
3EN1 (BA) |
|||
3EN2 (AB) |
||||
|
||||
|
|
|
|
|
|
|
|
|
|
1 |
2 |
18 |
|
2 |
3 |
17 |
4 |
16 |
5 |
15 |
6 |
14 |
7 |
13 |
8 |
12 |
9 |
11 |
|
MNA365 |
DIR 1
OE 19
A0
2
B0
18
A1
3
B1
17
A2
4
B2
16
A3
5
B3
15
A4
6
B4
14
A5
7
B5
13
A6
8
B6
12
A7
9
B7
11
MNA364
Fig.3 IEC logic symbol. |
Fig.2 Logic symbol. |
1999 Jun 15 |
4 |
Philips Semiconductors |
Product specification |
Octal transceiver with direction pin; 30 Ω series
74LVC2245A
termination resistors; 5 V input/output tolerant; 3-state
RECOMMENDED OPERATING CONDITIONS
SYMBOL |
PARAMETER |
CONDITIONS |
LIMITS |
UNIT |
||
|
|
|||||
MIN. |
MAX. |
|||||
|
|
|
|
|||
|
|
|
|
|
|
|
VCC |
DC supply voltage (for max. speed |
|
2.7 |
3.6 |
V |
|
|
performance) |
|
|
|
|
|
|
|
|
|
|
|
|
|
DC supply voltage (for low-voltage |
|
1.2 |
3.6 |
V |
|
|
applications) |
|
|
|
|
|
|
|
|
|
|
|
|
VI |
DC input voltage range |
|
0 |
5.5 |
V |
|
VO |
DC output voltage range; output HIGH or |
|
0 |
VCC |
V |
|
|
LOW state |
|
|
|
|
|
|
|
|
|
|
|
|
|
DC output voltage range; 3-state |
|
0 |
5.5 |
V |
|
|
|
|
|
|
|
|
Tamb |
operating ambient temperature range |
see DC and AC characteristics per |
−40 |
+85 |
°C |
|
|
|
device |
|
|
|
|
|
|
|
|
|
|
|
tr,tf |
input rise and fall times |
VCC = 1.2 to 2.7 V |
0 |
20 |
ns/V |
|
|
|
VCC = 2.7 to 3.6 V |
0 |
10 |
|
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).
SYMBOL |
PARAMETER |
CONDITIONS |
MIN. |
MAX. |
UNIT |
|
|
|
|
|
|
VCC |
DC supply voltage |
|
−0.5 |
+6.5 |
V |
IIK |
DC input diode current |
VI < 0 |
− |
−50 |
mA |
VI |
DC input voltage |
note 1 |
−0.5 |
+5.5 |
V |
IOK |
DC output diode current |
VO > VCC or VO < 0 |
− |
±50 |
mA |
VO |
DC output voltage; output HIGH |
note 1 |
−0.5 |
VCC + 0.5 |
V |
|
or LOW |
|
|
|
|
|
|
|
|
|
|
|
DC output voltage; output 3-state |
note 1 |
−0.5 |
+6.5 |
V |
|
|
|
|
|
|
IO |
DC output diode current |
VO = 0 to VCC |
− |
±50 |
mA |
IGND, ICC |
DC VCC or GND current |
|
− |
±100 |
mA |
Tstg |
storage temperature range |
|
−65 |
+150 |
°C |
Ptot |
power dissipation per package |
|
|
|
|
|
plastic mini-pack (SO) |
above +70 °C derate linearly with 8 mW/K |
− |
500 |
mW |
|
plastic shrink mini-pack (SSOP |
above +60 °C derate linearly with |
− |
500 |
mW |
|
and TSSOP) |
5.5 mW/K |
|
|
|
|
|
|
|
|
|
Note
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
1999 Jun 15 |
5 |