Philips 74LVC10APW, 74LVC10ADB, 74LVC10AD Datasheet
INTEGRATED CIRCUITS
74LVC10A
Triple 3-input NAND gate
Product specification 1998 Apr 28
Philips Semiconductors Product specification
Triple 3-input NAND gate
FEA TURES
•Wide supply voltage range of 1.2 V to 3.6 V
•In accordance with JEDEC standard no. 8-1A.
•Inputs accept voltages up to 5.5 V
•CMOS low power consumption
•Direct interface with TTL levels
•Output capability: standard
•I
category: SSI
CC
QUICK REFERENCE DATA
GND = 0 V; T
SYMBOL
t
NOTE:
is used to determine the dynamic power dissipation (PD in µW)
1. C
PD
P
= CPD × V
D
= input frequency in MHz; CL = output load capacity in pF;
f
i
= output frequency in MHz; VCC = supply voltage in V;
f
o
(C
L
= 25°C; tr = tf 2.5 ns
amb
PHL/tPLH
C
I
C
PD
2
× fi (CL × V
CC
2
× V
× fo) = sum of the outputs.
CC
PARAMETER CONDITIONS TYPICAL UNIT
Propagation delay
nA, nB, nC to nY
Input capacitance 5.0 pF
Power dissipation capacitance per gate VI = GND to V
2
fo) where:
CC
74L VC10A
DESCRIPTION
The 74LVC10A is a high performance, low power, low voltage, Si
gate CMOS device and superior to most advanced CMOS
compatible TTL families.
The 74LVC10A provides the 3-input NAND function.
CL = 50 pF;
VCC = 3.3 V
CC
1
3.9 ns
26 pF
ORDERING INFORMATION
PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER
14-Pin Plastic SO –40°C to +85°C 74LVC10A D 74LVC10A D SOT108-1
14-Pin Plastic SSOP Type II –40°C to +85°C 74LVC10A DB 74LVC10A DB SOT337-1
14-Pin Plastic TSSOP Type I –40°C to +85°C 74LVC10A PW 74LVC10APW DH SOT402-1
PIN CONFIGURATION
1
1A
2
1B
3
2A
4
2B
5
2C
6
2Y
7
GND
14
13
12
11
10
9
8
SV00416
V
CC
1C
1Y
3C
3B
3A
3Y
LOGIC SYMBOL
1A131
1B2
1C
3
2B4
2C2A5
3A119
3B10
3C
121Y
2Y
3Y
SV00417
6
8
PIN DESCRIPTION
PIN
NUMBER
1, 3, 9 1A – 3A Data inputs
2, 4, 10 1B – 3B Data inputs
7 GND Ground (0 V)
12, 6, 8 1Y – 3Y Data outputs
13, 5, 11 1C – 3C Data inputs
14 V
SYMBOL NAME AND FUNCTION
CC
Positive supply voltage
1998 Apr 28 853-1973 19308
2
Philips Semiconductors Product specification
SYMBOL
PARAMETER
CONDITIONS
UNIT
V
V
mW
Triple 3-input NAND gate
LOGIC SYMBOL (IEEE/IEC)
1
2
13
3
4
5
9
10
11
LOGIC DIAGRAM (ONE GATE)
A
B
C
RECOMMENDED OPERATING CONDITIONS
V
V
T
V
amb
tr, t
DC supply voltage (for max. speed performance) 2.7 3.6 V
CC
DC supply voltage (for low-voltage applications) 1.2 3.6 V
CC
DC input voltage range 0 5.5 V
I
Operating free-air temperature range –40 +85 °C
Input rise and fall times
f
&
&
&
12
6
8
SV00418
Y
SV00419
FUNCTION TABLE
INPUTS OUTPUTS
nA nB nC nY
L L L H
L L H H
L H L H
L H H H
H L L H
H L H H
H H L H
H H H L
NOTES:
H = HIGH voltage level
L = LOW voltage level
LIMITS
MIN MAX
VCC = 1.2 to 2.7V
VCC = 2.7 to 3.6V
0
0
74LVC10A
20
10
ns/V
ABSOLUTE MAXIMUM RATINGS
1
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL
V
CC
I
IK
V
I
I
OK
DC supply voltage –0.5 to +6.5 V
DC input diode current VI 0 –50 mA
DC input voltage Note 2 –0.5 to +6.5 V
DC output diode current V
PARAMETER CONDITIONS RATING UNIT
VCC or VO 0 50 mA
O
DC output voltage; output HIGH or LOW Note 2 –0.5 to VCC +0.5
I
GND
I/O
I
T
stg
DC input voltage; output 3-State Note 2 –0.5 to 6.5
DC output source or sink current VO = 0 to V
O
, I
DC VCC or GND current 100 mA
CC
CC
50 mA
Storage temperature range –65 to +150 °C
Power dissipation per package
P
TOT
– plastic mini-pack (SO) above +70°C derate linearly with 8 mW/K 500
– plastic shrink mini-pack (SSOP and TSSOP) above +60°C derate linearly with 5.5 mW/K 500
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability .
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
1998 Apr 28
3
Loading...