INTEGRATED CIRCUITS
74LVC08A
Quad 2-input AND gate
Product specification |
1997 Jun 30 |
IC24 Data Handbook |
|
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Quad 2-input AND gate |
74LVC08A |
|
|
|
|
|
|
|
FEATURES
•Wide supply voltage range of 1.2 V to 3.6 V
•In accordance with JEDEC standard no. 8-1A
•Inputs accept voltages up to 5.5 V
•CMOS low power consumption
•Direct interface with TTL levels
DESCRIPTION
The 74LVC08A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment.
The 74LVC08A provides the 2-input AND function.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25°C; tr = tf 2.5 ns
SYMBOL |
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
|
|
|
|
|
|
|
tPHL/tPLH |
Propagation delay |
CL = 50 pF; |
2.6 |
ns |
|
nA, nB to nY |
VCC = 3.3 V |
||||
|
|
|
|||
CI |
Input capacitance |
|
5.0 |
pF |
|
CPD |
Power dissipation capacitance per gate |
Notes 1 and 2 |
28 |
pF |
NOTES:
1.CPD is used to determine the dynamic power dissipation (PD in mW)
PD = CPD × VCC2 × fi (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;(CL × VCC2 × fo) = sum of the outputs.
2.The condition is VI = GND to VCC.
ORDERING INFORMATION
PACKAGES |
TEMPERATURE RANGE |
OUTSIDE NORTH AMERICA |
NORTH AMERICA |
DWG NUMBER |
|
|
|
|
|
14-Pin Plastic SO |
±40°C to +85°C |
74LVC08A D |
74LVC08A D |
SOT108-1 |
|
|
|
|
|
14-Pin Plastic SSOP Type II |
±40°C to +85°C |
74LVC08A DB |
74LVC08A DB |
SOT337-1 |
|
|
|
|
|
14-Pin Plastic TSSOP Type I |
±40°C to +85°C |
74LVC08A PW |
74LVC08APW DH |
SOT402-1 |
PIN CONFIGURATION |
|
|
|
|
LOGIC SYMBOL |
|
|
|
|
|
|
|
|||
1A |
|
|
|
|
|
|
|
1 |
1A |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
1 |
|
|
14 |
VCC |
|
1B |
|
|
|
1Y |
3 |
|||
1B |
|
|
|
|
|
4B |
|
2 |
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
2 |
|
|
13 |
|
|
|
|
|
|
|
|
|
||
1Y |
|
|
|
|
|
4A |
|
4 |
2A |
|
|
|
2Y |
|
|
|
3 |
|
|
12 |
|
5 |
2B |
|
|
|
|
|
6 |
||
2A |
|
|
|
|
|
4Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
4 |
|
|
11 |
|
9 |
3A |
|
|
|
3Y |
|
|
||
|
|
|
|
|
|
|
|
|
|
|
8 |
||||
2B |
|
|
|
|
|
3B |
|
3B |
|
|
|
||||
|
5 |
|
|
10 |
|
10 |
|
|
|
|
|
|
|
||
|
|
|
|
4A |
|
|
|
|
|
|
|||||
2Y |
|
|
|
|
|
3A |
|
|
|
|
|
|
|
|
|
|
6 |
|
|
9 |
|
12 |
|
|
|
4Y |
11 |
||||
|
|
|
|
4B |
|
|
|
||||||||
|
|
|
|
|
|
|
|
13 |
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
GND |
|
7 |
|
|
8 |
3Y |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SV00435 |
||
|
|
|
SY00034 |
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
PIN DESCRIPTION |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
PIN NUMBER |
|
SYMBOL |
|
NAME AND FUNCTION |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1, 4, 9, 12 |
|
|
1A ± 4A |
Data inputs |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
2, 5, 10, 13 |
|
|
1B ± 4B |
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
3, 6, 8, 11 |
|
|
1Y ± 4Y |
Data outputs |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
7 |
|
|
GND |
Ground (0 V) |
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
14 |
|
|
VCC |
Positive supply voltage |
|
|
|
|
|
|
|
|
|
1997 Jun 30 |
2 |
853-1996 18167 |
Philips Semiconductors |
Product specification |
|
|
|
|
Quad 2-input AND gate |
74LVC08A |
|
|
|
|
LOGIC SYMBOL (IEEE/IEC)
1 |
|
& |
|
3 |
|
|
|
||
2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4 |
|
& |
|
6 |
|
|
|||
5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9 |
|
& |
|
8 |
|
|
|||
10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
12 |
|
& |
|
11 |
|
|
|||
13 |
|
|
|
|
|
|
|||
|
|
SV00436 |
||
|
|
|
||
|
|
|
RECOMMENDED OPERATING CONDITIONS
LOGIC DIAGRAM (ONE GATE)
A
Y
B
SV00415
FUNCTION TABLE
|
INPUTS |
OUTPUTS |
|
|
|
|
|
nA |
|
nB |
nY |
|
|
|
|
L |
|
L |
L |
L |
|
H |
L |
H |
|
L |
L |
H |
|
H |
H |
|
|
|
|
NOTES:
H = HIGH voltage level
L = LOW voltage level
SYMBOL |
PARAMETER |
CONDITIONS |
|
LIMITS |
UNIT |
|
|
|
|
||||
MIN |
|
MAX |
||||
|
|
|
|
|
||
|
|
|
|
|
|
|
VCC |
DC supply voltage (for max. speed performance) |
|
2.7 |
|
3.6 |
V |
VCC |
DC supply voltage (for low-voltage applications) |
|
1.2 |
|
3.6 |
V |
VI |
DC input voltage range |
|
0 |
|
5.5 |
V |
VO |
DC output voltage range; output HIGH or LOW state |
|
0 |
|
VCC |
V |
Tamb |
Operating ambient temperature range in free-air |
|
±40 |
|
+85 |
°C |
tr, tf |
Input rise and fall times |
VCC = 1.2 to 2.7V |
0 |
|
20 |
ns/V |
VCC = 2.7 to 3.6V |
0 |
|
10 |
|||
|
|
|
|
ABSOLUTE MAXIMUM RATINGS1
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL |
PARAMETER |
CONDITIONS |
RATING |
UNIT |
|
|
|
|
|
VCC |
DC supply voltage |
|
±0.5 to +6.5 |
V |
IIK |
DC input diode current |
VI t 0 |
±50 |
mA |
VI |
DC input voltage |
Note 2 |
±0.5 to +6.5 |
V |
IOK |
DC output diode current |
VO uVCC or VO t 0 |
"50 |
mA |
VO |
DC output voltage; output HIGH or LOW state |
Note 2 |
±0.5 to VCC +0.5 |
V |
IO |
DC output source or sink current |
VO = 0 to VCC |
"50 |
mA |
IGND, ICC |
DC VCC or GND current |
|
"100 |
mA |
Tstg |
Storage temperature range |
|
±65 to +150 |
°C |
|
Power dissipation per package |
|
|
|
PTOT |
± plastic mini-pack (SO) |
above +70°C derate linearly with 8 mW/K |
500 |
mW |
|
± plastic shrink mini-pack (SSOP and TSSOP) |
above +60°C derate linearly with 5.5 mW/K |
500 |
|
NOTES:
1.Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
1997 Jun 30 |
3 |