Philips 74LV4066U, 74LV4066PW, 74LV4066N, 74LV4066DB, 74LV4066D Datasheet

0 (0)
Philips 74LV4066U, 74LV4066PW, 74LV4066N, 74LV4066DB, 74LV4066D Datasheet

INTEGRATED CIRCUITS

74LV4066

Quad bilateral switches

Product specification

1998 Jun 23

Supersedes data of 1996 Jan 01

IC24 Data Handbook

m n r

Philips Semiconductors

Product specification

 

 

 

 

 

Quad bilateral switches

74LV4066

 

 

 

 

 

 

FEATURES

Optimized for Low Voltage applications: 1.0V to 6.0V

Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V

Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, Tamb = 25 °C.

Very low typ ªONº resistance:

25 at VCC ± VEE = 4.5 V

35 at VCC ± VEE = 3.0 V

60 at VCC ± VEE = 2.0 V

Output capability: non-standard

ICC category: SSI

DESCRIPTION

The 74LV4066 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT4066.

The 74LV4066 has four independent analog switches. Each switch has two input/output terminals (nY, nZ) and an active HIGH enable input (nE). When nE is LOW the corresponding analog switch is turned off.

The 74LV4066 has an on resistance which is dramatically reduced in comparison with 74HCT4066.

FUNCTION TABLE

 

 

INPUTS

SWITCH

 

 

 

 

 

nE

 

 

 

 

 

 

 

 

 

L

off

 

 

 

 

 

 

H

on

NOTES:

 

H

=

HIGH voltage level

 

L

=

LOW voltage level

 

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25°C; tr =tf 2.5 ns

 

SYMBOL

PARAMETER

 

 

CONDITIONS

TYPICAL

UNIT

 

 

 

 

 

 

 

 

t

/t

Turn ªONº time: nE to V

C

L

= 15pF

10

ns

PZH PZL

OS

 

 

 

 

 

 

 

RL = 1K

 

 

t

/t

Turn ªOFFº time: nE to V

13

ns

VCC= 3.3V

PHZ PLZ

OS

 

 

CI

 

Input capacitance

 

 

 

3.5

pF

CPD

 

Power dissipation capacitance per switch

Notes 1, 2

11

pF

CS

 

Maximum switch capacitances

 

 

 

8

pF

NOTES:

1. CPD is used to determine the dynamic power dissipation (PD in mW) PD = CPD × VCC2 × fi (CL × VCC2 × fo) where:

fi = input frequency in MHz; CL = output load capacity in pF;

fo = output frequency in MHz; Cs = maximum switch capacitance in pF;{(CL + CS) × VCC2 × Fo} = sum of the outputs.

VCC = supply voltage in V.

2. The condition is VI = GND to VCC.

ORDERING AND PACKAGE INFORMATION

TYPE NUMBER

 

 

PACKAGES

 

 

 

 

 

 

 

PINS

PACKAGE

 

MATERIAL

CODE

 

 

 

 

 

 

74LV4066N

16

DIL

 

Plastic

SOT27-1

 

 

 

 

 

 

74LV4066D

16

SO

 

Plastic

SOT108-1

 

 

 

 

 

 

74LV4066DB

16

SSOP

 

Plastic

SOT337-1

 

 

 

 

 

 

74LV4066PW

16

TSSOP

 

Plastic

SOT402-1

 

 

 

 

 

 

PIN CONFIGURATION

1Y

 

 

 

 

 

PIN DESCRIPTION

 

 

 

 

 

 

1

 

 

VCC

 

 

 

 

1Z

 

 

14

 

PIN

SYMBOL

FUNCTION

 

 

 

 

 

 

 

 

2

 

13

1E

 

NUMBER

 

 

 

 

 

 

 

 

4E

 

 

 

 

2Z

3

 

12

 

1, 4, 8, 11

1Y ± 4Y

Independent inputs/outputs

 

 

 

 

4Y

 

 

 

 

 

 

 

 

2Y

4

 

11

 

2, 3, 9, 10

1Z ± 4Z

Independent inputs/outputs

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2E

5

 

10

4Z

 

13, 5, 6, 12

1E to 4E

Enable input (active HIGH)

 

 

 

 

3Z

 

 

 

 

 

 

 

 

3E

6

 

9

 

7

GND

Ground (0V)

 

 

 

 

3Y

 

 

 

 

 

 

 

 

GND

7

 

8

 

14

VCC

Positive supply voltage

 

 

 

 

 

 

 

 

SV01669

 

 

 

 

1998 Jun 23

2

853-2077 19619

Philips Semiconductors

Product specification

 

 

 

Quad bilateral switches

74LV4066

 

 

 

FUNCTIONAL DIAGRAM

 

 

 

 

IEC LOGIC SYMBOL

 

 

 

 

 

1

 

1Y

 

1Z

 

2

 

 

 

 

1

1

1

2

 

 

 

 

 

 

 

 

 

1E

 

 

 

 

 

1

 

2

13#

X1

 

 

13

 

 

 

 

 

 

 

 

 

 

 

2Y

 

2Z

 

 

 

13#

 

 

4

 

 

3

4

 

 

3

 

4

 

3

1

1

 

2E

 

 

 

 

 

 

5#

X1

 

 

 

 

 

 

 

 

 

 

 

 

 

5

 

 

 

 

 

 

 

5#

 

 

8

 

9

 

3Y

 

3Z

 

 

 

 

 

 

 

8

 

 

9

 

8

 

9

1

1

 

3E

 

 

 

 

6#

 

6

 

 

 

 

 

 

 

6#

 

 

X1

 

 

 

4Y

 

4Z

 

 

 

11

 

10

11

 

 

10

 

 

 

 

 

 

 

 

11

 

 

10

 

1

1

 

4E

 

 

 

 

 

12#

 

 

12#

 

12

 

 

 

 

 

 

 

 

 

X1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(a)

 

 

 

(b)

SV01671

 

 

 

 

 

 

SV01670

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SCHEMATIC DIAGRAM (ONE SWITCH)

 

nY

nE

 

VCC

VCC

GND

nZ

 

SV01672

RECOMMENDED OPERATING CONDITIONS

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNIT

 

 

 

 

 

 

 

VCC

DC supply voltage

See Note 1

1.0

3.3

6

V

VI

Input voltage

 

0

±

VCC

V

VO

Output voltage

 

0

±

VCC

V

Tamb

Operating ambient temperature range in free air

See DC and AC

±40

 

+85

°C

characteristics

±40

 

+125

 

 

VCC = 1.0V to 2.0V

±

±

500

 

tr, tf

Input rise and fall times

VCC = 2.0V to 2.7V

±

±

200

ns/V

VCC = 2.7V to 3.6V

±

±

100

 

 

VCC = 3.6V to 5.5V

±

±

50

 

NOTE:

1. The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5V.

ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL

PARAMETER

CONDITIONS

RATING

UNIT

 

 

 

 

 

VCC

DC supply voltage

 

±0.5 to +7.0

V

"IIK

DC input diode current

VI < ±0.5 or VI > VCC + 0.5V

20

mA

"IOK

DC output diode current

VO < ±0.5 or VO > VCC + 0.5V

50

mA

"IO

DC switch current

±0.5V < VO < VCC + 0.5V

25

mA

Tstg

Storage temperature range

 

±65 to +150

°C

 

Power dissipation per package

for temperature range: ±40 to +125°C

 

 

PTOT

± plastic DIL

above +70°C derate linearly with 12 mW/K

750

mW

± plastic mini-pack (SO)

above +70°C derate linearly with 8 mW/K

500

 

± plastic shrink mini-pack (SSOP and TSSOP)

above +60°C derate linearly with 5.5 mW/K

400

 

 

 

 

 

 

NOTES:

1.Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

1998 Jun 23

3

Loading...
+ 7 hidden pages