INTEGRATED CIRCUITS
74LV14
Hex inverting Schmitt-trigger
Product specification |
1998 Apr 20 |
Supersedes data of 1997 Feb 03
IC24 Data Handbook
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Hex inverting Schmitt-trigger |
74LV14 |
|
|
|
|
|
|
|
FEATURES
•Wide operating voltage: 1.0 to 5.5 V
•Optimized for Low Voltage applications: 1.0 to 3.6 V
•Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V
•Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, Tamb = 25°C.
•Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, Tamb = 25°C.
•Output capability: standard
•ICC category: SSI
APPLICATIONS
•Wave and pulse shapers for highly noisy environments
DESCRIPTION
The 74LV14 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT14.
The 74LV14 provides six inverting buffers with Schmitt-trigger action. It is capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns
SYMBOL |
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
|
|
|
|
|
|
|
tPHL/tPLH |
Propagation delay |
CL = 15 pF; |
13 |
ns |
|
nA to nY |
VCC = 3.3 V |
||||
|
|
|
|||
CI |
Input capacitance |
|
3.5 |
pF |
|
CPD |
Power dissipation capacitance per gate |
See Notes 1 and 2 |
15 |
pF |
NOTES:
1.CPD is used to determine the dynamic power dissipation (PD in mW) PD = CPD × VCC2 × fi (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;(CL × VCC2 × fo) = sum of the outputs.
2.The condition is VI = GND to VCC.
ORDERING INFORMATION
PACKAGES |
TEMPERATURE RANGE |
OUTSIDE NORTH AMERICA |
NORTH AMERICA |
PKG. DWG. # |
|
|
|
|
|
14-Pin Plastic DIL |
±40°C to +125°C |
74LV14 N |
74LV14 N |
SOT27-1 |
|
|
|
|
|
14-Pin Plastic SO |
±40°C to +125°C |
74LV14 D |
74LV14 D |
SOT108-1 |
|
|
|
|
|
14-Pin Plastic SSOP Type II |
±40°C to +125°C |
74LV14 DB |
74LV14 DB |
SOT337-1 |
|
|
|
|
|
14-Pin Plastic TSSOP Type I |
±40°C to +125°C |
74LV14 PW |
74LV14PW DH |
SOT402-1 |
|
|
|
|
|
PIN DESCRIPTION
PIN NUMBER |
SYMBOL |
NAME AND FUNCTION |
|
|
|
1, 3, 5, 9, 11, 13 |
1A ± 6A |
Data inputs |
|
|
|
2, 4, 6, 8, 10, 12 |
1Y ± 6Y |
Data outputs |
|
|
|
7 |
GND |
Ground (0 V) |
|
|
|
14 |
VCC |
Positive supply voltage |
FUNCTION TABLE
INPUT |
OUTPUT |
|
|
nA |
nY |
|
|
L |
H |
H |
L |
|
|
NOTES:
H = HIGH voltage level L = LOW voltage level
1998 Apr 20 |
2 |
853±1895 19256 |
Philips Semiconductors |
Product specification |
|
|
|
|
Hex inverting Schmitt-trigger |
74LV14 |
|
|
|
|
PIN CONFIGURATION
1A |
1 |
|
14 |
VCC |
|
||||
1Y |
2 |
|
13 |
6A |
2A |
3 |
|
12 |
6Y |
2Y |
4 |
|
11 |
5A |
3A |
5 |
|
10 |
5Y |
3Y |
6 |
|
9 |
4A |
GND |
7 |
|
8 |
4Y |
|
|
|
SV00396 |
|
|
|
|
LOGIC SYMBOL (IEEE/IEC)
1 |
2 |
3 |
4 |
5 |
6 |
9 |
8 |
11 |
10 |
13 |
12 |
SV00425
LOGIC SYMBOL
1 |
1A |
1Y |
2 |
3 |
2A |
2Y |
4 |
5 |
3A |
3Y |
6 |
9 |
4A |
4Y |
8 |
11 |
5A |
5Y |
10 |
13 |
6A |
6Y |
12 |
|
|
SV00424 |
LOGIC DIAGRAM
A Y
SV00426
RECOMMENDED OPERATING CONDITIONS
SYMBOL |
PARAMETER |
CONDITIONS |
MIN |
TYP |
MAX |
UNIT |
|
|
|
|
|
|
|
VCC |
DC supply voltage |
See Note1 |
1.0 |
3.3 |
5.5 |
V |
VI |
Input voltage |
|
0 |
± |
VCC |
V |
VO |
Output voltage |
|
0 |
± |
VCC |
V |
Tamb |
Operating ambient temperature range in free |
See DC and AC |
±40 |
|
+85 |
°C |
air |
characteristics |
±40 |
|
+125 |
NOTE:
1. The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5V.
1998 Apr 20 |
3 |
Philips Semiconductors |
Product specification |
|
|
|
|
Hex inverting Schmitt-trigger |
74LV14 |
|
|
|
|
ABSOLUTE MAXIMUM RATINGS1, 2
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0V).
SYMBOL |
PARAMETER |
CONDITIONS |
RATING |
UNIT |
|
|
|
|
|
|
|
VCC |
DC supply voltage |
|
±0.5 to +7.0 |
V |
|
"IIK |
DC input diode current |
VI < ±0.5 or VI > VCC + 0.5V |
20 |
mA |
|
"IOK |
DC output diode current |
VO < ±0.5 or VO > VCC + 0.5V |
50 |
mA |
|
"IO |
DC output source or sink current |
±0.5V < VO < VCC + 0.5V |
|
mA |
|
± standard outputs |
25 |
||||
|
|
|
|||
|
|
|
|
|
|
"IGND, |
DC VCC or GND current for types with |
|
|
mA |
|
± standard outputs |
|
50 |
|||
"ICC |
|
|
|||
|
|
|
|
||
Tstg |
Storage temperature range |
|
±65 to +150 |
°C |
|
|
Power dissipation per package |
for temperature range: ±40 to +125°C |
|
|
|
PTOT |
± plastic DIL |
above +70°C derate linearly with 12 mW/K |
750 |
mW |
|
± plastic mini-pack (SO) |
above +70°C derate linearly with 8 mW/K |
500 |
|||
|
± plastic shrink mini-pack (SSOP and TSSOP) |
above +60°C derate linearly with 5.5 mW/K |
400 |
|
|
|
|
|
|
|
NOTES:
1.Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).
|
|
|
|
|
|
|
LIMITS |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SYMBOL |
PARAMETER |
TEST CONDITIONS |
|
-40°C to +85°C |
|
-40°C to +125°C |
UNIT |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MIN |
|
TYP1 |
|
MAX |
MIN |
MAX |
|
|
|
VCC = 1.2V; VI = VIH or VIL; ±IO = 100μA |
|
|
1.2 |
|
|
|
|
|
|
HIGH level output |
VCC = 2.0V; VI = VIH or VIL; ±IO = 100μA |
1.8 |
|
2.0 |
|
|
1.8 |
|
|
VOH |
VCC = 2.7V; VI = VIH or VIL; ±IO = 100μA |
2.5 |
|
2.7 |
|
|
2.5 |
|
V |
|
voltage; all outputs |
|
|
|
|
||||||
|
|
VCC = 3.0V; VI = VIH or VIL; ±IO = 100μA |
2.8 |
|
3.0 |
|
|
2.8 |
|
|
|
|
VCC = 4.5V; VI = VIH or VIL; ±IO = 100μA |
4.3 |
|
4.5 |
|
|
4.3 |
|
|
|
HIGH level output |
VCC = 3.0V; VI = VIH or VIL; ±IO = 6mA |
2.40 |
|
2.82 |
|
|
2.20 |
|
|
VOH |
voltage; |
|
|
|
|
V |
||||
|
|
|
|
|
|
|
|
|||
STANDARD |
VCC = 4.5V; VI = VIH or VIL; ±IO = 12mA |
3.60 |
|
4.20 |
|
|
3.50 |
|
||
|
outputs |
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC = 1.2V; VI = VIH or VIL; IO = 100μA |
|
|
0 |
|
|
|
|
|
|
LOW level output |
VCC = 2.0V; VI = VIH or VIL; IO = 100μA |
|
|
0 |
|
0.2 |
|
0.2 |
|
VOL |
VCC = 2.7V; VI = VIH or VIL; IO = 100μA |
|
|
0 |
|
0.2 |
|
0.2 |
V |
|
voltage; all outputs |
|
|
|
|
||||||
|
|
VCC = 3.0V; VI = VIH or VIL; IO = 100μA |
|
|
0 |
|
0.2 |
|
0.2 |
|
|
|
VCC = 4.5V; VI = VIH or VIL; IO = 100μA |
|
|
0 |
|
0.2 |
|
0.2 |
|
|
LOW level output |
VCC = 3.0V; VI = VIH or VIL; IO = 6mA |
|
|
0.25 |
|
0.40 |
|
0.50 |
|
VOL |
voltage; |
|
|
|
|
V |
||||
|
|
|
|
|
|
|
|
|||
STANDARD |
VCC = 4.5V; VI = VIH or VIL; IO = 12mA |
|
|
0.35 |
|
0.55 |
|
0.65 |
||
|
outputs |
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
II |
Input leakage |
VCC = 5.5V; VI = VCC or GND |
|
|
|
|
1.0 |
|
1.0 |
μA |
current |
|
|
|
|
|
|||||
ICC |
Quiescent supply |
VCC = 5.5V; VI = VCC or GND; IO = 0 |
|
|
|
|
20.0 |
|
40 |
μA |
current; SSI |
|
|
|
|
|
|||||
|
Additional |
|
|
|
|
|
|
|
|
μA |
ICC |
quiescent supply |
VCC = 2.7V to 3.6V; VI = VCC ± 0.6V |
|
|
|
|
500 |
|
850 |
|
|
current |
|
|
|
|
|
|
|
|
|
NOTE:
1. All typical values are measured at Tamb = 25°C.
1998 Apr 20 |
4 |