![](/html/d2/d2cb/d2cba8ea7d55a90276a0776532d275c5d6ca1e2b92c86be407b33c9d50bdd792/bg1.png)
INTEGRATED CIRCUITS
DATA SH EET
For a complete data sheet, please also download:
•The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT151
8-input multiplexer
Product specification
File under Integrated Circuits, IC06
December 1990
![](/html/d2/d2cb/d2cba8ea7d55a90276a0776532d275c5d6ca1e2b92c86be407b33c9d50bdd792/bg2.png)
Philips Semiconductors Product specification
8-input multiplexer 74HC/HCT151
FEATURES
• True and complement outputs
• Multifunction capability
• Permits multiplexing from n lines to 1 line
• Non-inverting data path
• See the “251” for the 3-state version
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT151 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).
They are specified in compliance with JEDEC standard no. 7A.
QUICK REFERENCE DATA
GND = 0 V; T
=25°C; tr=tf= 6 ns
amb
SYMBOL PARAMETER CONDITIONS
t
PHL
/ t
PLH
propagation delay CL= 15 pF; VCC=5 V
to Y, Y 1719ns
I
n
S
to Y, Y 1920ns
n
E to Y 1213ns
E to Y 1418ns
C
I
C
PD
input capacitance 3.5 3.5 pF
power dissipation capacitance per package notes 1 and 2 40 40 pF
Notes
1. C
is used to determine the dynamic power dissipation (PD in µW):
PD
PD=CPD× V
2
× fi+∑(CL× V
CC
2
× fo) where:
CC
fi= input frequency in MHz
fo= output frequency in MHz
∑ (CL× V
2
× fo) = sum of outputs
CC
CL= output load capacitance in pF
VCC= supply voltage in V
2. For HC the condition is VI= GND to V
CC
For HCT the condition is VI= GND to VCC− 1.5 V
TYPICAL
UNIT
HC HCT
ORDERING INFORMATION
“74HC/HCT/HCU/HCMOS Logic Package Information”
See
December 1990 2
.
![](/html/d2/d2cb/d2cba8ea7d55a90276a0776532d275c5d6ca1e2b92c86be407b33c9d50bdd792/bg3.png)
Philips Semiconductors Product specification
8-input multiplexer 74HC/HCT151
PIN DESCRIPTION
PIN NO. SYMBOL NAME AND FUNCTION
4, 3, 2, 1, 15, 14, 13, 12 I
5 Y multiplexer output
6
7
8 GND ground (0 V)
11, 10, 9 S
16 V
0
to I
7
multiplexer inputs
Y complementary multiplexer output
E enable input (active LOW)
, S1, S2select inputs
0
CC
positive supply voltage
Fig.1 Pin configuration. Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990 3