![](/html/50/5068/50683440b584c92a0a6305d95863b37d8872979ba14317d0bab3024d2d6943ed/bg1.png)
INTEGRATED CIRCUITS
DATA SH EET
For a complete data sheet, please also download:
•The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
•The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC58
Dual AND-OR gate
Product specification
File under Integrated Circuits, IC06
December 1990
![](/html/50/5068/50683440b584c92a0a6305d95863b37d8872979ba14317d0bab3024d2d6943ed/bg2.png)
Philips Semiconductors Product specification
Dual AND-OR gate 74HC58
FEATURES
• Output capability: standard
• ICC category: SSI
GENERAL DESCRIPTION
The 74HC58 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).
It is specified in compliance with JEDEC standard no. 7A.
The “58” provides two sections of AND-OR gates. One section contains a 2-wide, 3-input (1A to 1F) AND-OR gate and
the second section contains a 2-wide, 2-input (2A to 2D) AND-OR gate.
QUICK REFERENCE DATA
GND = 0 V; T
= 15 °C; tr= tf= 6 ns
amb
SYMBOL PARAMETER CONDITIONS
t
PHL
/ t
PLH
propagation delay CL= 15 pF; VCC= 5 V
1n to 1Y 11 ns
2n to 2Y 9 ns
C
I
C
PD
input capacitance 3.5 pF
power dissipation capacitance per
gate
notes 1 and 2 18 pF
Notes
1. C
is used to determine the dynamic power dissipation (PDin µW):
PD
PD= CPD× V
2
× fi+ ∑ (CL× V
CC
2
× fo) where:
CC
fi= input frequency in MHz
fo= output frequency in MHz
CL= output load capacitance in pF
VCC= supply voltage in V
∑ (CL× V
2. For HC the condition is VI= GND to V
2
× fo) = sum of outputs
CC
CC
ORDERING INFORMATION
TYPICAL
HC
UNIT
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
December 1990 2
.