![](/html/3b/3b60/3b608829534b673a569b3567bafbf25eb6472d097b7fee4268129d305d90d2cb/bg1.png)
INTEGRATED CIRCUITS
74F579
8-bit bidirectional binary counter (3-State)
Product specification
IC15 Data Handbook
1992 May 04
![](/html/3b/3b60/3b608829534b673a569b3567bafbf25eb6472d097b7fee4268129d305d90d2cb/bg2.png)
Philips Semiconductors Product specification
74F5798-bit bidirectional binary counter (3-State)
FEA TURES
•Fully synchronous operation
•Multiplexed 3-State I/O ports for bus oriented applications
•Built in cascading carry capability
•U/D pin to control direction of counting
•Separate pins for Master reset and Synchronous operation
•Center power pins to reduce effects of package inductance
•Count frequency 115MHz Typ
•Supply current 100mA Typ
•See 74F269 for 24-pin separate I/O port version
•See 74F779 for 16-pin version
DESCRIPTION
The 74F579 is a fully synchronous 8-stage Up/Down Counter with
multiplexed 3-State I/O ports for bus-oriented applications. It
features a preset capability for programmable operation, carry
look-ahead for easy cascading and a U/D
direction of counting. All state changes, except for the case of
asynchronous reset, are initiated by the rising edge of the clock.
TC
output is not recommended for use as a clock or asynchronous
reset due to the possibility of decoding spikes.
input to control the
PIN CONFIGURATION
CP
1
I/O0
2
I/O1
3
I/O2
4
I/O3
5
GND
6
I/O4
7
I/O5
8
I/O6
9
I/O7
10 11
20
19
18
17
16
15
14
13
12
SF01085
MR
SR
CEP
CET
VCC
TC
U/D
PE
CS
OE
ORDERING INFORMA TION
TYPICAL SUPPL Y
TYPE TYPICAL f
MAX
74F579 115MHz 100mA
CURRENT
(TOTAL)
ORDERING INFORMATION
COMMERCIAL RANGE
DESCRIPTION
VCC = 5V ±10%,
T
= 0°C to +70°C
amb
PKG DWG #
20-Pin Plastic DIP N74F579N SOT146-1
20-Pin Plastic SOL N74F579D SOT163-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS DESCRIPTION
74F(U.L.)
HIGH/LOW
Data Inputs 3.5/1.0 70µA/0.6mA
n
Data Outputs 150/40 3.0mA/24mA
PE Parallel Enable input (active Low) 1.0/1.0 20µA/0.6mA
U/D Up/Down count control input 1.0/1.0 20µA/0.6mA
MR Master Reset input (active Low) 1.0/1.0 20µA/0.6mA
SR Synchronous Reset input (active Low) 1.0/1.0 20µA/0.6mA
CEP Count Enable Parallel input (active Low) 1.0/1.0 20µA/0.6mA
CET Count Enable Trickle input (active Low) 1.0/1.0 20µA/0.6mA
CS Chip Select input (active Low) 1.0/1.0 20µA/0.6mA
OE Output Enable input (active Low) 1.0/1.0 20µA/0.6mA
CP Clock input (active Rising Edge) 1.0/1.0 20µA/0.6mA
TC Terminal Count Output (active Low) 50/33 1.0mA/20mA
NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.
LOAD VALUE
HIGH/LOW
1992 May 04 853-0377 06639
2
![](/html/3b/3b60/3b608829534b673a569b3567bafbf25eb6472d097b7fee4268129d305d90d2cb/bg3.png)
Philips Semiconductors Product specification
74F5798-bit bidirectional binary counter (3-State)
LOGIC SYMBOL
1
CP
18
17
11
= Pin 16
V
CC
GND = Pin 6
CEP
CET
OE
I/O0 I/O1 I/O4 I/O5 I/O6 I/O7
2
13
12 20 19 14
PE
CS MR SR U/D
I/O2 I/O3
34578910
TC
SF01086
LOGIC SYMBOL (IEEE/IEC)
19
12
13
11
15
14
17
18
1
20
R1
1
1
1
&
1
1
1
M4[DOWN]
1
EN6
1
&
1
2,5,7, +/C8
2,4,7–
R9
CTR DIV 256
M2[LOAD]
&
EN3
M5[UP]
G7
[1]
[2]
[4]
[8]
[16]
[32]
[64]
[128]
3,5,6,8 CT=256
3,4,6,8 CT=0
1,2,3,4,
5,6,7,8
2
3
4
5
6
8
9
10
15
SF01087
FUNCTION TABLE
INPUTS OPERATING MODE
MR SR CS PE CEP CET U/D OE CP
X X H X X X X X X I/O0 to I/O7 in high impedance (PE disabled)
X X L H X X X H X I/O0 to I/O7 in high impedance
X X L H X X X L X Flip-flop output appears on I/On lines
L X X X X X X X X Asynchronous reset for all flip-flops
H L X X X X X X ↑ Synchronous reset for all flip-flops
H H L L X X X X ↑ Parallel load all flip-flops
H H (not LL) H X X X ↑ Hold
H H (not LL) X H X X ↑ Hold (TC held High)
H H (not LL) L L H X ↑ Count up
H H (not LL) L L L X ↑ Count down
H = High voltage level
L = Low voltage level
X = Don’t care
↑ = Low-to-High clock transition
(not LL) = CS
and PE should never be Low voltage level at the same time.
1992 May 04
3
![](/html/3b/3b60/3b608829534b673a569b3567bafbf25eb6472d097b7fee4268129d305d90d2cb/bg4.png)
Philips Semiconductors Product specification
74F5798-bit bidirectional binary counter (3-State)
LOGIC DIAGRAM
19
SR
13
OE
PE
CS
12
11
CP
MR
1
20
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
2
3
4
5
7
8
DETAIL A
DETAIL A
DETAIL A
DETAIL A
DETAIL A
DETAIL A
VCC=pin 16
GND=pin 6
1992 May 04
U/D
CEP
CET
TC
9
I/O6
10
I/O7
14
18
17
DATA
LOAD
15
Q
Q
For pinouts refer to Package Pin Configurations
DETAIL A
DETAIL A
TOGGLE
DETAIL A
CP
MR
Q
D
Q
CP
SF01088
4
![](/html/3b/3b60/3b608829534b673a569b3567bafbf25eb6472d097b7fee4268129d305d90d2cb/bg5.png)
Philips Semiconductors Product specification
IOCurrent applied to output in Low output state
IOHHigh-level output current
IOLLow-level output current
74F5798-bit bidirectional binary counter (3-State)
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
V
V
I
V
T
T
CC
IN
IN
O
amb
stg
Supply voltage –0.5 to +7.0 V
Input voltage –0.5 to +7.0 V
Input current –30 to +5 mA
Voltage applied to output in High output state –0.5 to +V
pp
p
Operating free-air temperature range 0 to +70 °C
Storage temperature –65 to +150 °C
RECOMMENDED OPERATING CONDITIONS
SYMBOL PARAMETER LIMITS UNIT
V
V
V
I
T
CC
IH
IL
IK
amb
Supply voltage 4.5 5.0 5.5 V
High-level input voltage 2.0 V
Low-level input voltage 0.8 V
Input clamp current –18 mA
p
p
Operating free-air temperature range 0 70 °C
PARAMETER RATING UNIT
CC
p
TC 40 mA
I/O0 48 mA
MIN NOM MAX
TC –1 mA
I/O
n
–3 mA
TC 20 mA
I/O
n
24 mA
V
1992 May 04
5