Philips 74AHCT245PW, 74AHCT245DB, 74AHCT245D, 74AHC245PW, 74AHC245DB Datasheet

...
0 (0)

INTEGRATED CIRCUITS

DATA SHEET

74AHC245; 74AHCT245

Octal bus transceiver; 3-state

Product specification

1999 Sep 28

Supersedes data of 1998 Sep 21

File under Integrated Circuits, IC06

Philips Semiconductors

Product specification

 

 

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

 

 

 

 

FEATURES

·ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000 V

MM EIA/JESD22-A115-A exceeds 200 V

CDM EIA/JESD22-C101 exceeds 1000 V

·Balanced propagation delays

·All inputs have a Schmitt-trigger action

·Inputs accepts voltages higher than

VCC

·For AHC only:

operates with CMOS input levels

·For AHCT only:

operates with TTL input levels

·Specified from

-40 to +85 and +125 °C.

DESCRIPTION

The 74AHC/AHCT245 is a high-speed Si-gate CMOS device.

The 74AHC/AHCT245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

The 74AHC245/74AHCT245 features

an Output Enable (OE) input for easy cascading and a send/receive (DIR) input for direction control.

OE controls the outputs so that the buses are effectively isolated.

FUNCTION TABLE

See Note 1.

 

 

INPUTS

 

INPUTS/OUTPUTS

 

 

 

 

 

 

 

 

 

 

 

DIR

An

Bn

OE

 

L

 

L

A = B

inputs

 

 

 

 

 

 

 

L

 

H

inputs

B = A

 

 

 

 

 

 

 

H

 

X

Z

Z

 

 

 

 

 

 

 

Note

1.H = HIGH voltage level; L = LOW voltage level; X = don’t care;

Z = high-impedance OFF-state.

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf £ 3.0 ns.

SYMBOL

PARAMETER

CONDITIONS

TYPICAL

UNIT

 

 

AHC

AHCT

 

 

 

 

 

 

 

 

 

 

tPHL/tPLH

propagation delay

CL = 15 pF;

3.5

5.0

ns

 

An to Bn, Bn to An

VCC = 5 V

 

 

 

CI

input capacitance

VI = VCC or GND

3.5

3.5

pF

CO

output

 

4.0

4.0

pF

 

capacitance

 

 

 

 

 

 

 

 

 

 

CPD

power dissipation

CL = 50 pF;

12

15

pF

 

capacitance

f = 1 MHz;

 

 

 

 

 

notes 1 and 2

 

 

 

 

 

 

 

 

 

Notes

1.CPD is used to determine the dynamic power dissipation (PD in mW). PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fo) where:

fi = input frequency in MHz; fo = output frequency in MHz;

å (CL ´ VCC2 ´ fo) = sum of outputs;

CL = output load capacitance in pF;

VCC = supply voltage in Volts.

2. The condition is VI = GND to VCC.

1999 Sep 28

2

Philips Semiconductors

 

 

 

 

 

 

 

 

 

 

 

Product specification

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Octal bus transceiver; 3-state

 

 

 

 

 

74AHC245; 74AHCT245

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ORDERING INFORMATION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OUTSIDE NORTH

NORTH AMERICA

 

 

 

 

 

PACKAGES

 

 

 

 

 

 

 

 

 

 

AMERICA

 

PINS

 

PACKAGE

MATERIAL

CODE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

74AHC245D

74AHC245D

 

20

 

 

 

SO

plastic

SOT163-1

 

 

 

 

 

 

 

 

 

 

 

 

74AHC245PW

74AHC245PW DH

 

20

 

 

 

TSSOP

plastic

SOT360-1

 

 

 

 

 

 

 

 

 

 

 

 

74AHCT245D

74AHCT245D

 

20

 

 

 

SO

plastic

SOT163-1

 

 

 

 

 

 

 

 

 

 

 

 

74AHCT245PW

7AHCT245PW DH

 

20

 

 

 

TSSOP

plastic

SOT360-1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PINNING

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PIN

 

 

 

 

 

SYMBOL

 

 

 

 

DESCRIPTION

 

 

 

 

 

 

 

 

 

 

 

1

 

DIR

 

 

 

 

 

 

direction control

 

 

 

 

 

 

 

 

 

 

 

 

 

2 to 9

 

 

A0 to A7

 

 

 

 

 

 

data inputs/outputs

 

10

 

 

GND

 

 

 

 

 

 

ground (0 V)

 

 

 

 

 

 

 

 

 

 

 

 

 

11 to 18

 

 

B7 to B0

 

 

 

 

 

 

data inputs/outputs

 

19

 

 

 

 

 

 

 

 

 

 

output enable input (active LOW)

 

 

OE

 

 

 

20

 

 

VCC

 

 

 

 

 

 

DC supply voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

handbook, halfpage

 

 

 

VCC

 

 

 

 

 

 

 

 

 

 

 

 

DIR

1

 

20

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A0

2

 

19

OE

 

 

 

 

 

 

A1

 

 

 

B0

 

 

 

 

 

 

3

 

18

 

 

 

 

 

 

 

 

 

 

B1

 

 

 

 

 

 

A2

4

 

17

 

 

 

 

 

 

A3

 

 

 

B2

 

 

 

 

 

 

5

245

16

 

 

 

 

 

 

A4

 

 

B3

 

 

 

 

 

 

6

 

15

 

 

 

 

 

 

A5

 

 

 

B4

 

 

 

 

 

 

7

 

14

 

 

 

 

 

 

A6

8

 

 

B5

 

 

 

 

 

 

 

13

 

 

 

 

 

 

A7

9

 

 

B6

 

 

 

 

 

 

 

12

 

 

 

 

 

 

GND 10

 

 

B7

 

 

 

 

 

 

 

11

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MNA173

 

 

 

 

 

 

 

 

 

 

Fig.1

Pin configuration.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1999 Sep 28

3

Philips 74AHCT245PW, 74AHCT245DB, 74AHCT245D, 74AHC245PW, 74AHC245DB Datasheet

Philips Semiconductors

Product specification

 

 

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

 

 

DIR

 

 

 

1

 

 

 

OE

 

 

 

19

 

 

 

A0

 

 

 

2

 

 

 

B0

 

19

 

18

handbook, halfpage

G3

 

A1

 

1

 

3EN1

3

 

 

 

 

3EN2

B1

 

 

17

 

 

 

A2

 

 

1

4

 

 

B2

 

2

18

16

 

 

2

 

 

 

A3

 

3

17

5

 

B3

 

4

16

15

 

A4

 

5

15

6

 

B4

 

6

14

14

 

A5

 

7

13

7

 

B5

 

8

12

13

 

A6

 

9

11

8

 

B6

 

 

MNA175

12

 

 

 

A7

 

 

 

9

 

 

 

B7

 

 

 

11

 

 

 

MNA174

 

 

 

Fig.2 Logic symbol.

 

Fig.3

IEEE/IEC logic symbol.

1999 Sep 28

4

Philips Semiconductors

 

 

 

 

 

 

Product specification

 

 

 

 

 

 

 

 

 

 

 

Octal bus transceiver; 3-state

 

 

74AHC245; 74AHCT245

 

 

 

 

 

 

 

 

 

 

 

 

 

RECOMMENDED OPERATING CONDITIONS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SYMBOL

PARAMETER

 

CONDITIONS

 

74AHC

 

 

74AHCT

 

UNIT

 

 

 

 

 

 

 

 

 

 

MIN.

TYP.

MAX.

MIN.

 

TYP.

 

MAX.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

DC supply voltage

 

 

2.0

5.0

5.5

4.5

 

5.0

 

5.5

V

VI

input voltage

 

 

0

5.5

0

 

 

5.5

V

VO

output voltage

 

 

0

VCC

0

 

 

VCC

V

Tamb

operating ambient temperature

 

see DC and AC

40

+25

+85

40

 

+25

 

+85

°C

 

range

 

characteristics per

40

+25

+125

40

 

+25

 

+125

°C

 

 

 

device

 

 

 

 

 

 

 

 

 

tr,tf ( t/ f)

input rise and fall rates

 

VCC = 3.3 V ±0.3 V

100

 

 

ns/V

 

 

 

VCC = 5 V ±0.5 V

20

 

 

20

 

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL

PARAMETER

CONDITIONS

MIN.

MAX.

UNIT

 

 

 

 

 

 

VCC

DC supply voltage

 

0.5

+7.0

V

VI

input voltage range

 

0.5

+7.0

V

IIK

DC input diode current

VI < 0.5 V; note 1

20

mA

IOK

DC output diode current

VO < 0.5 V or VO > VCC + 0.5 V; note 1

±20

mA

IO

DC output source or sink current

0.5 V < VO < VCC + 0.5 V

±25

mA

ICC

DC VCC or GND current

 

±75

mA

Tstg

storage temperature range

 

65

+150

°C

PD

power dissipation per package

for temperature range: 40 to +125 °C; note 2

500

mW

Notes

1.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2.For SO packages: above 70 °C the value of PD derates linearly with 8 mW/K.

For TSSOP packages: above 60 °C the value of PD derates linearly with 5.5 mW/K.

1999 Sep 28

5

Philips Semiconductors

Product specification

 

 

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

 

 

DC CHARACTERISTICS

74AHC family

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

 

 

TEST CONDITIONS

 

 

Tamb (°C)

 

 

 

SYMBOL

PARAMETER

OTHER

VCC (V)

 

25

 

40 to +85

40 to +125

UNIT

 

 

 

 

 

 

 

 

 

 

 

 

MIN.

TYP.

MAX.

MIN.

MAX.

MIN.

MAX.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VIH

HIGH-level input

 

2.0

1.5

1.5

1.5

V

 

voltage

 

3.0

2.1

2.1

2.1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5.5

3.85

3.85

3.85

 

 

 

 

 

 

 

 

 

 

 

 

 

VIL

LOW-level input

 

2.0

0.5

0.5

0.5

V

 

voltage

 

3.0

0.9

0.9

0.9

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5.5

1.65

1.65

1.65

 

 

 

 

 

 

 

 

 

 

 

 

 

VOH

HIGH-level output

VI = VIH or VIL;

2.0

1.9

2.0

1.9

1.9

V

 

voltage; all

IO = 50 μA

 

 

 

 

 

 

 

 

 

 

3.0

2.9

3.0

2.9

2.9

 

 

outputs

 

 

 

 

 

 

 

 

 

 

 

 

4.5

4.4

4.5

4.4

4.4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HIGH-level output

VI = VIH or VIL;

3.0

2.58

2.48

2.40

V

 

voltage

IO = 4.0 mA

 

 

 

 

 

 

 

 

 

 

 

VI = VIH or VIL;

4.5

3.94

3.8

3.70

 

 

 

IO = 8.0 mA

 

 

 

 

 

 

 

 

 

VOL

LOW-level output

VI = VIH or VIL;

2.0

0

0.1

0.1

0.1

V

 

voltage; all

IO = 50 μA

3.0

0

0.1

0.1

0.1

 

 

outputs

 

 

 

 

 

 

 

 

 

 

 

 

4.5

0

0.1

0.1

0.1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

LOW-level output

VI = VIH or VIL;

3.0

0.36

0.44

0.55

V

 

voltage

IO = 4 mA

 

 

 

 

 

 

 

 

 

 

 

VI = VIH or VIL;

4.5

0.36

0.44

0.55

 

 

 

IO = 8 mA

 

 

 

 

 

 

 

 

 

II

input leakage

VI = VCC or GND

5.5

0.1

1.0

2.0

μA

 

current

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IOZ

3-state output

VI = VIH or VIL;

5.5

±0.25

±2.5

±10.0

μA

 

OFF current

VO = VCC or GND

 

 

 

 

 

 

 

 

 

ICC

quiescent supply

VI = VCC or GND;

5.5

4.0

40

80

μA

 

current

IO = 0

 

 

 

 

 

 

 

 

 

CI

input capacitance

 

3

10

10

10

pF

1999 Sep 28

6

Loading...
+ 14 hidden pages