Philips 74AHCT244PW, 74AHCT244DB, 74AHCT244D, 74AHC244PW, 74AHC244DB Datasheet

...
0 (0)

INTEGRATED CIRCUITS

DATA SHEET

74AHC244; 74AHCT244

Octal buffer/line driver; 3-state

Product specification

1999 Sep 28

Supersedes data of 1999 Feb 24

File under Integrated Circuits, IC06

Philips Semiconductors

Product specification

 

 

Octal buffer/line driver; 3-state

74AHC244; 74AHCT244

 

 

 

 

FEATURES

·ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000 V

MM EIA/JESD22-A115-A exceeds 200 V

CDM EIA/JESD22-C101 exceeds 1000 V

·Balanced propagation delays

·All inputs have a Schmitt-trigger action

·Inputs accepts voltages higher than

VCC

·For AHC only:

operates with CMOS input levels

·For AHCT only:

operates with TTL input levels

·Specified from

-40 to +85 and +125 °C.

DESCRIPTION

The 74AHC/AHCT244 is a high-speed Si-gate CMOS device.

The 74AHC/AHCT244 is an octal non-inverting buffer/line driver with 3-state outputs.

The 3-state outputs are controlled by the outputs enable inputs 1OE and 2OE.

A HIGH on nOE causes the outputs to assume a high-impedance OFF state.

FUNCTION TABLE

See note 1.

 

 

INPUTS

OUTPUT

 

 

 

 

 

 

 

nAn

nYn

nOE

 

 

L

 

L

L

 

 

 

 

 

 

L

 

H

H

 

 

 

 

 

 

H

 

X

Z

 

 

 

 

 

Note

1.H = HIGH voltage level; L = LOW voltage level; X = don’t care;

Z = high-impedance OFF state.

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf £ 3.0 ns.

SYMBOL

PARAMETER

CONDITIONS

TYPICAL

UNIT

 

 

AHC

AHCT

 

 

 

 

 

 

 

 

 

 

tPHL/tPLH

propagation delay

CL = 15 pF;

3.5

5.0

ns

 

1An to 1Yn;

VCC = 5 V

 

 

 

 

2An to 2Yn

 

 

 

 

CI

input capacitance

VI = VCC or GND

3.5

3.5

pF

CO

output capacitance

 

4.0

4.0

pF

CPD

power dissipation

CL = 50 pF;

10

12

pF

 

capacitance

f = 1 MHz;

 

 

 

 

 

notes 1 and 2

 

 

 

 

 

 

 

 

 

Notes

1.CPD is used to determine the dynamic power dissipation (PD in mW). PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fo) where:

fi = input frequency in MHz; fo = output frequency in MHz;

å (CL ´ VCC2 ´ fo) = sum of outputs;

CL = output load capacitance in pF;

VCC = supply voltage in Volts.

2. The condition is VI = GND to VCC.

1999 Sep 28

2

Philips Semiconductors

 

 

 

Product specification

 

 

 

 

 

Octal buffer/line driver; 3-state

74AHC244; 74AHCT244

 

 

 

 

 

PINNING

 

 

 

 

 

 

 

 

 

PIN

 

 

SYMBOL

DESCRIPTION

 

 

 

 

1

 

 

 

output enable input (active LOW)

1OE

 

2, 4, 6 and 8

1A0 to 1A3

data inputs

3, 5, 7 and 9

2Y0 to 2Y3

bus outputs

10

GND

ground (0 V)

 

 

 

11, 13, 15 and 17

2A3 to 2A0

data inputs

12, 14, 16 and 18

1Y3 to 1Y0

data outputs

19

 

 

 

output enable input (active LOW)

2OE

20

VCC

DC supply voltage

ORDERING INFORMATION

OUTSIDE NORTH

NORTH AMERICA

 

PACKAGES

 

 

 

 

 

AMERICA

PINS

PACKAGE

MATERIAL

CODE

 

 

 

 

 

 

 

 

 

74AHC244D

74AHC244D

20

SO

plastic

SOT163-1

 

 

 

 

 

 

74AHC244PW

74AHC244PW DH

20

TSSOP

plastic

SOT360-1

 

 

 

 

 

 

74AHCT244D

74AHCT244D

20

SO

plastic

SOT163-1

 

 

 

 

 

 

74AHCT244PW

7AHCT244PW DH

20

TSSOP

plastic

SOT360-1

 

 

 

 

 

 

1999 Sep 28

3

Philips 74AHCT244PW, 74AHCT244DB, 74AHCT244D, 74AHC244PW, 74AHC244DB Datasheet

Philips Semiconductors

Product specification

 

 

Octal buffer/line driver; 3-state

74AHC244; 74AHCT244

 

 

 

 

 

 

 

 

VCC

1OE

1

 

20

 

 

 

 

 

 

 

 

 

1A0

2

 

19

2OE

2Y0

 

 

 

1Y0

3

 

18

 

 

 

 

 

 

2A0

1A1

4

 

17

2Y1

 

 

 

1Y1

5

244

16

1A2

 

 

2A1

6

 

15

2Y2

 

 

 

1Y2

7

 

14

1A3

8

 

 

2A2

 

13

2Y3

9

 

 

1Y3

 

12

GND 10

 

 

2A3

 

11

 

 

 

 

 

 

 

 

 

 

 

 

 

MNA162

 

 

 

Fig.1 Pin configuration.

 

 

 

 

handbook, halfpage

1Y0

 

 

 

 

 

1A0

18

 

 

 

 

2

 

 

 

 

 

1A1

1Y1

16

handbook, halfpage

 

 

 

4

 

1

 

 

 

 

 

 

EN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1A2

1Y2

14

 

 

 

18

6

 

 

2

 

 

 

 

 

4

 

16

1A3

1Y3

12

 

6

 

14

8

 

 

 

 

 

 

 

8

 

12

1OE

 

 

 

 

1

 

 

 

 

 

 

 

 

 

19

 

 

2A0

2Y0

3

 

EN

 

17

 

 

 

 

 

 

 

 

11

 

9

2A1

2Y1

 

 

 

15

 

5

 

 

 

 

 

 

13

 

7

 

 

 

 

15

 

5

2A2

2Y2

7

 

 

 

 

13

 

 

17

 

3

 

 

 

 

 

MNA169

 

2A3

2Y3

9

 

 

 

 

11

 

 

 

 

 

2OE

 

 

 

 

 

 

19

 

 

 

 

 

 

 

MNA170

 

Fig.2 IEEE/IEC logic symbol.

Fig.3 Logic diagram.

1999 Sep 28

4

Philips Semiconductors

 

 

 

 

 

 

Product specification

 

 

 

 

 

 

 

 

 

 

Octal buffer/line driver; 3-state

 

74AHC244; 74AHCT244

 

 

 

 

 

 

 

 

 

 

 

 

 

RECOMMENDED OPERATING CONDITIONS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SYMBOL

PARAMETER

 

CONDITIONS

 

74AHC

 

 

74AHCT

 

UNIT

 

 

 

 

 

 

 

 

 

 

MIN.

TYP.

MAX.

MIN.

 

TYP.

 

MAX.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

DC supply voltage

 

 

2.0

5.0

5.5

4.5

 

5.0

 

5.5

V

VI

input voltage

 

 

0

5.5

0

 

 

5.5

V

VO

output voltage

 

 

0

VCC

0

 

 

VCC

V

Tamb

operating ambient temperature

 

see DC and AC

40

+25

+85

40

 

+25

 

+85

°C

 

range

 

characteristics per

40

+25

+125

40

 

+25

 

+125

°C

 

 

 

device

 

 

 

 

 

 

 

 

 

tr,tf ( t/ f)

input rise and fall rates

 

VCC = 3.3 V ±0.3 V

100

 

 

ns/V

 

 

 

VCC = 5 V ±0.5 V

20

 

 

20

 

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL

PARAMETER

CONDITIONS

MIN.

MAX.

UNIT

 

 

 

 

 

 

VCC

DC supply voltage

 

0.5

+7.0

V

VI

input voltage range

 

0.5

+7.0

V

IIK

DC input diode current

VI < 0.5 V; note 1

20

mA

IOK

DC output diode current

VO < 0.5 V or VO > VCC + 0.5 V; note 1

±20

mA

IO

DC output source or sink current

0.5 V < VO < VCC + 0.5 V

±25

mA

ICC

DC VCC or GND current

 

±75

mA

Tstg

storage temperature range

 

65

+150

°C

PD

power dissipation per package

for temperature range: 40 to +125 °C; note 2

500

mW

Notes

1.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2.For SO packages: above 70 °C the value of PD derates linearly with 8 mW/K.

For TSSOP packages: above 60 °C the value of PD derates linearly with 5.5 mW/K.

1999 Sep 28

5

Loading...
+ 11 hidden pages