INTEGRATED CIRCUITS
DATA SHEET
74AHC125; 74AHCT125
Quad buffer/line driver; 3-state
Product specification |
1999 Sep 27 |
Supersedes data of 1999 Jan 11
File under Integrated Circuits, IC06
Philips Semiconductors |
Product specification |
|
|
Quad buffer/line driver; 3-state |
74AHC125; 74AHCT125 |
|
|
|
|
FEATURES
·ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
CDM EIA/JESD22-C101 exceeds 1000 V
·Balanced propagation delays
·All inputs have Schmitt-trigger actions
·Inputs accepts voltages higher than
VCC
·For AHC only:
operates with CMOS input levels
·For AHCT only:
operates with TTL input levels
·Specified from
-40 to +85 and +125 °C.
DESCRIPTION
The 74AHC/AHCT125 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.
The 74AHC/AHCT125 are four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH at n causes the outputs to assume a HIGH-impedance OFF-state.
The ‘125’ is identical to the ‘126’ but has active LOW enable inputs.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf £ 3.0 ns.
SYMBOL |
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
||
|
|
|||||
AHC |
AHCT |
|||||
|
|
|
|
|||
|
|
|
|
|
|
|
tPHL/tPLH |
propagation delay |
CL = 15 pF; |
3.0 |
3.0 |
ns |
|
|
nA to nY |
VCC = 5 V |
|
|
|
|
CI |
input capacitance |
VI = VCC or GND |
3.0 |
3.0 |
pF |
|
CO |
output capacitance |
|
4.0 |
4.0 |
pF |
|
CPD |
power dissipation |
CL = 50 pF; |
10 |
12 |
pF |
|
|
capacitance |
f = 1 MHz; |
|
|
|
|
|
|
notes 1 and 2 |
|
|
|
|
|
|
|
|
|
|
Notes
1.CPD is used to determine the dynamic power dissipation (PD in mW). PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fo) where:
fi = input frequency in MHz; fo = output frequency in MHz;
å (CL ´ VCC2 ´ fo) = sum of outputs;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
FUNCTION TABLE
See note 1.
|
|
INPUT |
OUTPUT |
|
|
|
|
|
|
|
|
|
nA |
nY |
nOE |
|
|||
|
|
|
|
|
|
L |
|
L |
L |
|
|
|
|
|
|
L |
|
H |
H |
|
|
|
|
|
|
H |
|
X |
Z |
|
|
|
|
|
Note
1.H = HIGH voltage level; L = LOW voltage level; X = don’t care;
Z = high-impedance OFF-state.
1999 Sep 27 |
2 |
Philips Semiconductors |
|
|
|
|
|
Product specification |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Quad buffer/line driver; 3-state |
|
74AHC125; 74AHCT125 |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
ORDERING INFORMATION |
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
OUTSIDE NORTH |
NORTH AMERICA |
|
|
PACKAGES |
|
|
||||||
|
|
|
|
|
|
|
||||||
AMERICA |
PINS |
|
PACKAGE |
|
MATERIAL |
|
CODE |
|||||
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
||||
74AHC125D |
74AHC125D |
14 |
|
SO |
|
plastic |
|
SOT108-1 |
||||
|
|
|
|
|
|
|
|
|
||||
74AHC125PW |
74AHC125PW DH |
14 |
|
TSSOP |
|
plastic |
|
SOT402-1 |
||||
|
|
|
|
|
|
|
|
|
||||
74AHCT125D |
74AHCT125D |
14 |
|
SO |
|
plastic |
|
SOT108-1 |
||||
|
|
|
|
|
|
|
|
|
||||
74AHCT125PW |
7AHCT125PW DH |
14 |
|
TSSOP |
|
plastic |
|
SOT402-1 |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
PINNING |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
PIN |
|
|
SYMBOL |
|
|
DESCRIPTION |
|
|
||||
|
|
|
|
|
|
|
|
|
|
|||
1, 4, 10 and 13 |
|
|
|
|
|
output enable inputs (active LOW) |
|
|
||||
1OE |
to 4OE |
|
|
|||||||||
2, 5, 9 and 12 |
1A to 4A |
data inputs |
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|||||
3, 6, 8 and 11 |
1Y to 4A |
data outputs |
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|||||
7 |
GND |
ground (0 V) |
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|||||
14 |
VCC |
DC supply voltage |
|
|
|
|
|
1999 Sep 27 |
3 |
Philips Semiconductors |
Product specification |
|
|
Quad buffer/line driver; 3-state |
74AHC125; 74AHCT125 |
|
|
|
|
|
|
|
|
VCC |
||
1OE |
1 |
|
14 |
|||||
|
1A |
|
|
|
|
|
|
|
|
2 |
|
13 |
4OE |
||||
|
|
|
|
|
|
|
|
|
|
1Y |
3 |
|
12 |
4A |
|||
|
|
|
|
125 |
|
|
|
|
2OE |
|
4 |
11 |
4Y |
||||
|
|
|
|
|
|
|
|
|
|
2A |
5 |
|
10 |
3OE |
|||
|
|
|
|
|
|
|
|
|
|
2Y |
6 |
|
9 |
3A |
|||
|
|
|
|
|
|
|
|
|
GND |
7 |
|
8 |
3Y |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
MNA226 |
|
|
|
|
Fig.1 Pin configuration.
handbook, halfpage |
nY |
nA |
nOE
MNA227
Fig.2 Logic diagram.
handbook, halfpage |
1A |
1Y |
3 |
|
|
2 |
2 |
|
|||
|
|
|
handbook, halfpage |
1 |
|
1 |
1OE |
|
|
|
3 |
|
|
1 |
EN1 |
||
|
|
|
|
||
|
2A |
2Y |
|
|
|
5 |
6 |
5 |
|
||
|
|
|
|
|
|
4 |
2OE |
|
|
|
6 |
|
|
4 |
|
||
9 |
3A |
3Y |
8 |
9 |
|
|
|
|
|
|
8 |
10 |
3OE |
|
|
10 |
|
12 |
4A |
4Y |
11 |
12 |
11 |
|
|
|
|
|
|
13 |
4OE |
|
|
13 |
|
|
|
|
|
||
|
|
|
|
|
MNA229 |
|
|
MNA228 |
|
|
|
Fig.3 Functional diagram. |
Fig.4 IEC logic symbol. |
1999 Sep 27 |
4 |
Philips Semiconductors |
|
|
|
|
|
|
Product specification |
|||||
|
|
|
|
|
|
|
|
|
|
|||
Quad buffer/line driver; 3-state |
|
74AHC125; 74AHCT125 |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
RECOMMENDED OPERATING CONDITIONS |
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
SYMBOL |
PARAMETER |
|
CONDITIONS |
|
74AHC |
|
|
74AHCT |
|
UNIT |
||
|
|
|
|
|
|
|
|
|
||||
|
MIN. |
TYP. |
MAX. |
MIN. |
|
TYP. |
|
MAX. |
||||
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC |
DC supply voltage |
|
|
2.0 |
5.0 |
5.5 |
4.5 |
|
5.0 |
|
5.5 |
V |
VI |
input voltage |
|
|
0 |
− |
5.5 |
0 |
|
− |
|
5.5 |
V |
VO |
output voltage |
|
|
0 |
− |
VCC |
0 |
|
− |
|
VCC |
V |
Tamb |
operating ambient temperature |
|
see DC and AC |
−40 |
+25 |
+85 |
−40 |
|
+25 |
|
+85 |
°C |
|
range |
|
characteristics per |
−40 |
+25 |
+125 |
−40 |
|
+25 |
|
+125 |
°C |
|
|
|
device |
|
|
|
|
|
|
|
|
|
tr,tf ( t/ f) |
input rise and fall rates |
|
VCC = 3.3 V ±0.3 V |
− |
− |
100 |
− |
|
− |
|
− |
ns/V |
|
|
|
VCC = 5 V ±0.5 V |
− |
− |
20 |
− |
|
− |
|
20 |
|
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).
SYMBOL |
PARAMETER |
CONDITIONS |
MIN. |
MAX. |
UNIT |
|
|
|
|
|
|
VCC |
DC supply voltage |
|
−0.5 |
+7.0 |
V |
VI |
input voltage range |
|
−0.5 |
+7.0 |
V |
IIK |
DC input diode current |
VI < −0.5 V; note 1 |
− |
−20 |
mA |
IOK |
DC output diode current |
VO < −0.5 V or VO > VCC + 0.5 V; note 1 |
− |
±20 |
mA |
IO |
DC output source or sink current |
−0.5 V < VO < VCC + 0.5 V |
− |
±25 |
mA |
ICC |
DC VCC or GND current |
|
− |
±75 |
mA |
Tstg |
storage temperature range |
|
−65 |
+150 |
°C |
PD |
power dissipation per package |
for temperature range: −40 to +125 °C; note 2 |
− |
500 |
mW |
Notes
1.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2.For SO packages: above 70 °C the value of PD derates linearly with 8 mW/K.
For TSSOP packages: above 60 °C the value of PD derates linearly with 5.5 mW/K.
1999 Sep 27 |
5 |