![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg1.png)
ICs for TV
AN5367FB
NTSC video, chroma, and deflection signal processing circuit
■ Overview
The AN5367FB is an IC to demodulate the NTSC
composite signal. It is possible to control the all functions by the I
2
C bus. The use of flat package allows a space
saving in sets design.
■ Features
• Luminance signal processing
• Incorporating 3.58 MHz trap
• Black side gradation control is possible by black expansion circuit
• Adopting delay line aperture control
• Color signal processing
• Incorporating band-pass filter
• Incorporating ACC filter
• Deflection signal processing
• Stable sync. signal generation by the use of double
AFC circuit and countdown circuit
• Vertical directional screen position is adjustable
• Others
• Incorporating 3-input composite signal changeover
SW
• DAC output for adjusting sound volume and screen
height
14.0±0.3
12.0±0.2
36 25
37
48
112
(1.6)
0.80
Seating plane
0.35
QFP048-P-1212
+0.10
– 0.05
Unit: mm
24
(1.6)
12.0±0.2
14.0±0.3
13
(1.0)
– 0.05
+0.10
1.95±0.200.1±0.1
0.15
0° to 10°
0.5±0.2
■ Applications
• Color televisions and combined CTV/VCR set
1
![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg2.png)
AN5367FB ICs for TV
■ Block Diagram
C in
BL det.
BL start
ABL/ACL
Killer filter
SC out
APC filter
OSD-R in
OSD-G in
OSD-B in
Spot killer
FSC
36
35
34
33
32
31
30
29
28
27
26
25
V
CCREF
V
(9 V)
CC1
P clamp
DAC1 (V height)
Y in
APL det.
SCL
SDA
Killer out
Video3
(5 V)
V
CC2
Video2
37
38
39
40
41
42
43
44
45
46
47
48
1
Video1
Mute
2
2
I
SW
SYNC
V
C
3
Video out
4
DAC2 (sound)
Video
5
in
SYNC
V
6
in
H
Chroma
SYNC
7
Hold down ref.
Sync.
8
L det. out
9
10
V out
GND (Jungle)
RGB
11
X-ray
12
H OSC
24
23
22
21
20
19
18
17
16
15
14
13
Limiter
R out
G out
B out
Y
S
H out
BLK in
GND (main)
FBP in
L det. filter
H V
(6.2 V)
CC
H AFC1
■ Pin Descriptions
Pin No. Description
1 Video signal input pin 1
2 Vertical signal clamp pin
3 Video signal output pin
4 DAC output pin 1
5 Vertical sync. separation input pin
6 Horizontal sync. separation input pin
7 Hold down reference voltage pin
8 Lock detection output pin
9 GND pin (sync. system)
10 Vertical pulse output pin
2
Pin No. Description
11 Hold down input pin
12 Horizontal oscillation pin
13 Horizontal AFC1 filter pin
14 Horizontal stabilized power supply pin (6.2 V)
15 Lock detection filter pin
16 FBP input pin
17 GND pin
18 Blanking pulse input pin
19 Horizontal pulse output pin
20 YS input pin
![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg3.png)
ICs for TV AN5367FB
■ Pin Descriptions (continued)
Pin No. Description
Pin No. Description
21 B output pin
22 G output pin
23 R output pin
24 Output limiter pin
25 Chroma oscillator pin
26 Spot killer pin
27 External B input pin
28 External G input pin
29 External R input pin
30 Chroma APC filter pin
31 Subcarrier output pin
32 Killer filter pin
33 ABL/ACL input pin
34 Black extension start adjusting pin
■ Absolute Maximum Ratings
Parameter Symbol Rating Unit
35 Black level detection filter pin
36 Chroma signal input pin
37 V
38 Power supply pin (V
reference voltage pin (9.6 V)
CC1
: 9 V)
CC1
39 Capacitor pin for Y clamp
40 DAC output pin 2
41 Y signal input pin
42 APL detection filter pin
43 SCL pin (for I2C bus)
44 SDA pin (for I2C bus)
45 Killer output pin
46 Video signal input pin 3
47 Power supply pin (V
CC2
: 5 V)
48 Video signal input pin 2
Supply voltage V
Supply current I
Power dissipation
Operating ambient temperature
Storage temperature
Note)*1 : Except for the operating ambient temperature and storage temperature, all ratings are for Ta = 25°C.
2 : The power dissipation shown is the value for Ta = 70°C.
*
*2
*1
*1
CC
CC
V
CC1 (38)
V
CC3 (47)
I
38
I
47
I
14
I
37
P
D
T
opr
T
stg
9.9 V
5.5
47 mA
31
13
5
775 mW
−20 to +70 °C
−55 to +150 °C
■ Recommended Operating Range
Parameter Symbol Range Unit
Supply voltage V
Supply current I
CC1
V
CC2
14
I
37
8.55 to 9.45 V
4.75 to 5.25
6.0 to 12 mA
1.0 to 4.5
3
![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg4.png)
AN5367FB ICs for TV
■ Electrical Characteristics at Ta = 25°C
Parameter Symbol Conditions Min Typ Max Unit
SW and power supply
Circuit current 1 (I
)I
CC1
(9 V system) V
Circuit current 2 (I
)I
CC2
(5 V system) V
9.6 V reference voltage V
Operating resistance R
Zener maximum current I
SW circuit gain G
Frequency characteristics f
Crosstalk CT f = 1 MHz, input signal 0.7 V[p-p], −50 dB
Clamp current I
1
Total gain G
Y signal processing
Video input pin voltage V
Y typical output E
Video voltage gain relative ratio ∆GYAs same as the above, G/R, B/R −1.0 0 +1.0 dB
Video voltage gain G
Video frequency characteristics f
Picture quality variable range 1 G
Contrast ratio G
Brightness variable range BR Input: Without input, cut-off: max. , 2.15 2.40 2.80 V
Typical pedestal voltage PL
DC restoration ratio 1 T
RGB output BLK level Y
Black level correction amplitude 1 V
Note) Unless otherwise specified, refer to " • Typical conditions for testing" for the conditions of I2C bus and each pin.
No signal input, I14 = 8 mA, 28 36 43 mA
38
= 9 V,V
CC1
No signal input, I14 = 8 mA, 18 23 28 mA
47
= 9 V,V
CC1
I37 = 2.4 mA 9.0 9.6 10.2 V
37
I37 = 1.0 mA to 5.0 mA 0 11 30 Ω
37
Largest possible sink current 5 mA
VD
f = 1 MHz, 0.7 V[p-p] 4.9 5.9 6.9 dB
SW
Attenuation amount at 7 MHz with f =−3 −1.3 dB
SW
CC2
CC2
= 5 V
= 5 V
1 MHz as reference
sine wave
, I46 , Sink current of each input pin, when 6 10 14 µA
I
applying 3 V to pin 1, pin 46 and pin 48
48
Gain dispersion from each input to output −19 0 +19 %
TOTAL
VCC: Typ., input pin voltage measure- 1.1 1.5 1.9 V
41
ment
Input 2 V[p-p] stair steps 2.6 3.2 3.8 V[0-p]
OSTD
Input 2 V[p-p] stair steps, contrast: typ. 1.7 2.1 2.5 V[0-p]
Y
Attenuation amount at 6 MHz with −5.0 −2.0 dB
Y
f = 1 MHz as reference
Input 0.2 V[p-p], sine wave f = 2.5 MHz, 5.9 9.0 11.4 dB
S1
sharpness: typ./min.
Input 2 V[p-p] stair steps, 6 9 12 dB
C
contrast: max./min.
brightness: min. to max. , pedestal level
measurement
Input: Without input 1.95 2.60 3.10 V
STD
Input 2.0 V[p-p] total white, APL 10% 94 10 0 106 %
DC1
to 90%, DC restoration ratio correction:
Off (pin 42: 0 V)
BLKVCC
BL1
: typ. 1.0 1.5 2.0 V
Input signal: Total black, black level −100 0 +100 mV
detection pin: external RC → 9 V,
BL start = 20 kΩ
4
![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg5.png)
ICs for TV AN5367FB
■ Electrical Characteristics at Ta = 25°C (continued)
Parameter Symbol Conditions Min Typ Max Unit
Y signal processing (continued)
Black level correction amplitude 2 V
Black level correction amplitude 3 V
Black level correction amplitude 4 V
Y signal delay time t
Sub-contrast adjustment range 1 E
Sub-contrast adjustment range 2 E
Trap attenuation amount G
Delay line ∆t
ACL variable range ∆ACL Pin 33 7.5 V → 2.5 V, stair step 2 V[p-p] 12 20 28 %
ABL variable range ∆ABL Without input, pin 33: 4.5 V → 2.5 V, 0.4 0 . 6 0.8 V
Color signal processing
ACC characteristics 1 ACC1 Color bar input: 6 dB up, 0.9 1.0 1.1 Times
ACC characteristics 2 ACC2 Color bar input: 20 dB down, 0.7 0.9 1.1 Times
Color killer tolerance 1 e
Color difference output (B−Y) 1 e
Color difference output (B−Y) 2 e
Color residue e
Chroma contrast C
Free-running frequency f
APC pull-in range 1 f
Tint center data TC Rainbow signal, tint data at which 15 1D 25 H
Note) Unless otherwise specified, refer to " • Typical conditions for testing" for the conditions of I2C bus and each pin.
Input signal: Total black, black level 0.46 0.80 1.14 V
BL2
detection pin: 3 V, BL start = 20 kΩ
Adjust output amplitude to 0.8 V[p-p], 0.10 0.25 0.40 V
BL3
black level detection pin: 9 V → external
RC, BL start = 20 kΩ
Adjust output amplitude to 2.0 V[p-p], − 0.1 0 +0.1 V
BL4
black level detection pin: 9 V → external
RC, BL start = 20 kΩ
Input 2.0 V[p-p] stair step, B.P.F. SW: 330 410 490 ns
D1
On, trap SW: On, measurement of time
delay between input and output
Sub-contrast typ. → min., −40 −30 −22 %
OADJ1
input: 2 V[p-p] stair step
Sub-contrast typ. → max., 35 46 55 %
OADJ2
input: 2 V[p-p] stair step
f = 3.579545 MHz, trap on/off 23 dB
TRAP
Difference of amount of delay between 90 120 150 ns
D
B.P.F. on/off
pedestal voltage of RGB output
(R−Y) output measurement,
burst typical input = 150 mV[p-p]
(R−Y) output measurement,
burst typical input = 150 mV[p-p]
Level at which demodulation output does −53 −43 −34 dB
K1
not appear when color bar input level is
being attenuated. Typical input level: 0 dB
Color bar input, color: typ., tint: Center 1.55 2.00 2.45 V[0-p]
O1
Color bar input, color: max., tint: Center 2.85 3.7 4.5 V[0-p]
O2
Color bar input, color: min. 15 60 mV
LC
Color bar input, contrast: min. → max. 5.2 8.2 11.2 dB
CONT
For f0 of typical sample, −300 0 +300 Hz
C0
f0 = 3.579545 MHz
Color bar: Typical input, B.P.F.: On ±450 ±600 Hz
APC
B−Y output becomes typical.
5
![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg6.png)
AN5367FB ICs for TV
■ Electrical Characteristics at Ta = 25°C (continued)
Parameter Symbol Conditions Min Typ Max Unit
Color signal processing (continued)
Tint variable range ∆θ Tint = min. to max. ±30 ±45 deg
Demodulation output ratio R/B R/B Rainbow input 0.76 0.96 1.15 Times
Demodulation output ratio G/B G/B Rainbow input 0.27 0.36 0.45 Times
Demodulation angle ∠R ∠R Reference is ∠B 96 104 112 deg
Demodulation angle ∠G ∠G Reference is ∠B 225 235 245 deg
Demodulation output residual carrier
CW output DC level 1 V
CW output DC level 2 V
CW Out output level A
High-level killer output KILHPin 45 voltage measurement, V32 = 5.5 V
Low-level killer output KILLPin 45 voltage measurement, V32 = 4 V
Killer output open KIL
RGB processing
RGB output DC difference voltage ∆PL
RGB output limit level V
External RGB input clip level 1 E
External RGB input clip level 2 E
External RGB input clip level ∆E
difference clip level difference among R, G and
External RGB gain G
External RGB frequency f
characteristics 0.3 V[p-p], sine wave, reference: 1 MHz,
Internal/external pedestal ∆PL
difference voltage
Y
threshold level YSPin 20 voltage at which inside and 1.1 1.6 2.1 V
S
Cut-off variable range ∆CO Without input, cut off: min. to max. 1.2 1.5 1.8 V
Drive variable range ∆DR Input: staircase, 2.0 V[p-p], drive: min. 5 7 9 dB
Note) Unless otherwise specified, refer to " • Typical conditions for testing" for the conditions of I2C bus and each pin.
A
FSCfSC
31(1)
31(2)
CW
OP
1
LIM
G1
G2
G1YS
EXTYS
EXT
2
component of demodulation output 20 50 mV[p-p]
Subcarrier output: Off 1.4 1.9 2.4 V
Subcarrier output: On 5.6 6.1 6.6 V
Output level of f
SC
250 350 500 mV[p-p]
4.0 4.6 V
0.4 1.0 V
At VV mode, I45 measurement, −10+1 µA
V32 = 4 V or 5.5 V
∆V = VR −VG , VG −VB , VB −VR , −300 0 +300 mV
burst input only, cut off: min.
Input: 2.0 V[p-p], total white, contrast: 6.6 6.9 7.2 V
max., cut off: max., bright: max.
YS: H, contrast: max., difference from 2.2 2.6 3.0 V
internal pedestal voltage, cut off: min.,
drive: typ.
YS: H, contrast: min., difference from 1.1 1.6 2.1 V
internal pedestal voltage, cut off: min.,
drive: typ.
: H, contrast: max., external input −300 0 +300 mV
B channel
: H, contrast: max., input voltage: 1.6 2 .3 3.0 Times
0.3 V[p-p], sine wave, 1 MHz
YS: H, contrast: max., input voltage: −4.8 −1.8 dB
attenuation amount at 7 MHz
Burst input only, YS: high/low 50 250 600 mV
outside change over
to max.
6
![](/html/99/99c7/99c7c59cc927916f3cc9d86cbc6a9d2ae377483a12b60baf985a279901ea6a49/bg7.png)
ICs for TV AN5367FB
■ Electrical Characteristics at Ta = 25°C (continued)
Parameter Symbol Conditions Min Typ Max Unit
Horizontal signal processing
Horizontal stabilized power supply V
voltage input current I14 = 8 mA
Horizontal stabilized power supply I
maximum current supply is stabilized
Horizontal stabilized power supply R
on-state resistance I14 = 6 mA to 13 mA
Horizontal output start voltage V
Horizontal output pulse duty τ
High-level horizontal output V
Low-level horizontal output V
Horizontal output free-running f
frequency is no horizontal sync. separation input
Hor. pull-in range f
Screen position fluctuation 1 H
Screen position fluctuation 2 H
Hold Down operation level V
High-level lock det. output LD
Low-level lock det. output LD
BLK-in input threshold voltage BLK
Vertical signal processing
Ver. out pulse width τ
High-level ver. out 1 V
High-level ver. out 2 V
High-level ver. out 3 V
Note) Unless otherwise specified, refer to " • Typical conditions for testing" for the conditions of I2C bus and each pin.
Pin voltage, when power supply pin 5.7 6.1 6.8 V
14
Maximum input current for which power 13 mA
14
On-state resistance, when input current 0 14 30 Ω
14
Horizontal stabilized power supply 4.5 5.2 V
FHS
voltage, when horizontal output pulse
becomes 1 V[p-p] or more. Do not
apply other power supply voltage.
Horizontal output pulse high level duty 46.9 50.0 53.1 %
HO
Horizontal output pulse high level 4.0 4.3 4.6 V
19H
Horizontal output pulse low level 0.2 0.5 V
19L
Horizontal output frequency, when there 15.45 15.73 16.05 kHz
HO
Frequency at which horizontal sync. ±500 ±600 Hz
HP
separation input frequency pulls in.
Sync. signal 0.57 V[p-p].
Phase change of horizontal sync. signal −1.70 −2.12 −2.55 µs
POS1
and FBP, H-center (0A): 67 → 60
Phase change of horizontal sync. signal 1.97 2.46 3.14 µs
POS2
and FBP, H-center (0A): 67 → 6F
Voltage at which X-ray input pin voltage 5.9 6.2 6.5 V
HD
holds down. Hold down pin reference
voltage: 6.2 V
At horizontal AFC unlocked, 4.5 V
H
RL = 56 kΩ
At horizontal AFC locked, 0.7 V
L
RL = 56 kΩ
Pin 18 threshold voltage (BLK is applied 1.7 2.2 2.7 V
ST
to RGB output stage only)
Pulse width at horizontally/vertically 610 640 670 µs
VO
synchronized state
Vertical output pulse high level 4.0 4.3 4.6 V
10H1
pin 10: open
Vertical output pulse high level 3.75 4.10 4.60 V
10H2
pin 10: − 0.2 mA
Vertical output pulse high level 3.3 3.9 4.6 V
10H3
pin 10: − 0.5 mA
7