Before you begin, verify that your system meets the requirements of the OP5330 board:
SOFTWARE REQUIREMENTS
• RT-LAB 8.4.0 and higher
• MATLAB 32 bits 6.5 and higher
• Windows XP and higher
HARDWARE REQUIREMENTS
• OP4500 Simulator
• OP5600 HIL simulator
• OP5600 I/O Expansion Unit
• OP5607 I/O Expansion Unit
• OP7000 Expansion Unit with OP7220 Type A Carrier
FEATURES
• HYPERSIM compatible
• 16 single-ended analog output channels
• All outputs are sampled simultaneously, up to 1 MS/s
• 16 bit resolution
• ±16 V voltage range output
• ±15 mA maximum current per channel
• Factory calibrated
OP5330 User Guide OPAL-RT Technologies 4
Page 5
INTRODUCTION
DESCRIPTION
INTRODUCTION
DESCRIPTION
The OP5330 digital to analog converter (DAC) provides 16 single-ended digital output channels. Each
channel uses a 16-bit resolution digital-to-analog converter.
The OP5330 is a part of the OP5000 series of optional modules for OPAL-RT’s state of the art HIL
(hardware-in-the-loop) systems, intended for use with OPAL-RT carrier boards (see “Hardware
Requirements” on previous page). Designed for OPAL-RT’s simulation systems, the OP5330 converts
digital signals to analog.
Each OP5330 can sample up to 1 MS/s, giving a total throughput of 8 MS/s, all channels are
simultaneously sampled. The onboard EEPROM provides offset and gain data adjustment written
during the calibration process, as well as over-voltage protection.
By default, the maximum output signal is set to ±16 volts.
OFFSET AND GAIN CALIBRATION
The OP5330 contains a serial EEPROM to store the module identification, calibration information and
other important information. Each OP5330 is factory calibrated after assembly; during calibration, gain
and offset are adjusted to ensure accurate target output values at ±20 mV noise and offset.
5 OPAL-RT Technologies OP5330 User Guide
Page 6
Module Installation and configuration
Circuit Layout Diagrams
MODULE INSTALLATION AND CONFIGURATION
The OP5330 digital to analog converter must be inserted into the OPAL-RT carrier
OP5330 connector
board using great care. Two polarized connectors fasten the module in the suitable
position and four screws affix it for a more secure connection to the carrier.
Make sure that the connectors are properly aligned; they should fit together easily.
Use light pressure to push the OP5330 board into the carrier board.
The OP5330 module can only be used with OPAL-RT’s carrier boards. Its location
Carrier board connector
and identification on the carrier board are determined by the FPGA controller
bitstream.
CIRCUIT LAYOUT DIAGRAMS
When the OP5330 is installed on the carrier board, only the top of the circuit board is visible, as shown
in Figure 1. The connectors are located on the bottom of the board (see Figure 2) and fit snugly into the
connectors on the carrier.
Figure 1: OP5330 module (top view)
Connector
Figure 2: OP5330 module (bottom view)
NOTE:
OP5330 User Guide OPAL-RT Technologies 6
Images shown represent revision 2.2 of the board. Versions may vary according to your board.
Page 7
Module Installation and configuration
-
+
SIGNAL DATA
GAIN DATA
OFFSET DATA
GAIN DAC
OUTPUT
VREF SIGNAL DAC
-
+
OFFSET DAC
STAGE 1
STAGE 2
STAGE 3
Schematics
SCHEMATICS
Figure 3 represents a simplified schematic of one channel of the OP5330 module. It is composed of
three stages: the first stage consists of one gain DAC and one offset DAC; the second stage consists of
a signal DAC with an operational amplifier that allows for gain adjustments; the third stage consists of
an operational amplifier that receives final signal value and integrates the offset.
While every effort has been made to ensure
accuracy in this publication, no responsibility
can be accepted for errors or omissions. Data
may change, as well as legislation, and you are
strongly advised to obtain copies of the most
recently issued regulations, standards, and
guidelines.
This publication is not intended to form the
basis of a contract.