• Small Footprint (3.3 x 3.3 mm) for Compact Design
• Low R
• Low Capacitance to Minimize Driver Losses
• NVTFS6H850NLWF − Wettable Flanks Product
• AEC−Q101 Qualified and PPAP Capable
• These Devices are Pb−Free and are RoHS Compliant
MAXIMUM RATINGS (T
Drain−to−Source VoltageV
Gate−to−Source VoltageV
Continuous Drain
Current R
(Notes 1, 2, 3, 4)
Power Dissipation
(Notes 1, 2, 3)
R
q
JC
Continuous Drain
Current R
(Notes 1, 3, 4)
Power Dissipation
(Notes 1, 3)
R
q
JA
Pulsed Drain Current
Operating Junction and Storage Temperature
Range
Source Current (Body Diode)I
Single Pulse Drain−to−Source Avalanche
Energy (I
Lead Temperature for Soldering Purposes
(1/8″ from case for 10 s)
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be
assumed, damage may occur and reliability may be affected.
THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)
Junction−to−Case − Steady State (Note 3)
Junction−to−Ambient − Steady State (Note 3)
1. The entire application environment impacts the thermal resistance values shown,
they are not constants and are only valid for the particular conditions noted.
2. Psi (Y) is used as required per JESD51−12 for packages in which
substantially less than 100% of the heat flows to single case surface.
3. Surface−mounted on FR4 board using a 650 mm
4. Continuous DC current rating. Maximum current for pulses as long as 1
second is higher but is dependent on pulse duration and duty cycle.
to Minimize Conduction Losses
DS(on)
= 25°C unless otherwise noted)
J
Parameter
q
JC
q
JA
L(pk)
= 3.4 A)
Steady
State
Steady
State
TC = 25°C, t
ParameterSymbolValueUnit
TC = 25°C
TC = 100°C45
TC = 25°C
TC = 100°C37
TA = 25°C
TA = 100°C10.4
TA = 25°C
TA = 100°C1.9
= 10 ms
p
SymbolValueUnit
DSS
GS
I
D
P
D
I
D
P
D
I
DM
TJ, T
stg
S
E
AS
T
L
R
q
JC
R
q
JA
2
, 2 oz. Cu pad.
80V
±20V
64
73
14.8
3.9
308A
−55 to
+175
61A
208mJ
260°C
2.0
39
A
W
A
W
°C
°C/W
www.onsemi.com
V
(BR)DSS
80 V
G (4)
R
MAXID MAX
DS(on)
8.6 mW @ 10 V
11 m W @ 4.5 V
N−Channel
D (5 − 8)
64 A
S (1, 2, 3)
MARKING DIAGRAM
1
WDFN8
(m8FL)
CASE 511AB
XXXX= Specific Device Code
A= Assembly Location
Y= Year
WW= Work Week
G= Pb−Free Package
(Note: Microdot may be in either location)
1
S
XXXX
S
AYWWG
S
G
G
D
D
D
D
ORDERING INFORMATION
See detailed ordering, marking and shipping information in the
package dimensions section on page 5 of this data sheet.
6. Switching characteristics are independent of operating junction temperatures.
80V
44.2mV/°C
TJ = 25°C10mA
TJ = 125°C250
1.21.62.0V
−5.2mV/°C
1450pF
10pF
182pF
13
4.0
4.2
9
21
26
5
TJ = 25°C0.81.2
TJ = 125°C0.7
37
22
15
40nC
ns
V
ns
www.onsemi.com
2
Page 3
NVTFS6H850NL
TYPICAL CHARACTERISTICS
70
60
50
40
30
20
, DRAIN CURRENT (A)
D
I
10
0
147
023568
VDS, DRAIN−TO−SOURCE VOLTAGE (V)VGS, GATE−TO−SOURCE VOLTAGE (V)
VGS = 3.4 V to 10 V
3.2 V
3.0 V
2.8 V
2.6 V
2.4 V
70
VDS = 10 V
60
50
40
30
20
, DRAIN CURRENT (A)
D
I
10
0
0.51.52.53.5
01.02.03.04.0
TJ = 25°C
TJ = 125°C
TJ = −55°C
Figure 1. On−Region CharacteristicsFigure 2. Transfer Characteristics
24
22
20
18
16
14
12
10
8
6
, DRAIN−TO−SOURCE RESISTANCE (mW)
4
34 5 6 7 8 910101015354050
DS(on)
R
VGS, GATE−TO−SOURCE VOLTAGE (V)ID, DRAIN CURRENT (A)
TJ = 25°C
= 10 A
I
D
Figure 3. On−Resistance vs. Gate−to−Source
Voltage
TJ = 25°C
VGS = 4.5 V
VGS = 10 V
, DRAIN−TO−SOURCE RESISTANCE (mW)
DS(on)
R
9
8
7
6
5
253045
20
Figure 4. On−Resistance vs. Drain Current and
Gate Voltage
2.5
VGS = 10 V
= 10 A
I
D
2.0
1.5
, NORMALIZED DRAIN−TO−
1.0
SOURCE RESISTANCE
DS(on)
R
0.5
−50 −250255075100125 150175
TJ, JUNCTION TEMPERATURE (°C)VDS, DRAIN−TO−SOURCE VOLTAGE (V)
Figure 5. On−Resistance Variation with
Temperature
1000
100
10
1
, LEAKAGE (nA)
0.1
DSS
I
0.01
0.001
www.onsemi.com
3
TJ = 175°C
TJ = 150°C
TJ = 125°C
TJ = 85°C
TJ = 25°C
5152535
4555
6575
Figure 6. Drain−to−Source Leakage Current
vs. Voltage
Page 4
NVTFS6H850NL
TYPICAL CHARACTERISTICS
10,000
1000
100
10
C, CAPACITANCE (pF)
1
VGS = 0 V
= 25°C
T
J
f = 1 MHz
0 1020 3040
VDS, DRAIN−TO−SOURCE VOLTAGE (V)QG, TOTAL GATE CHARGE (nC)
Figure 7. Capacitance VariationFigure 8. Gate−to−Source vs. Total Charge
100
t
r
10
C
ISS
C
OSS
C
RSS
6070
50801525
8
6
4
Q
GS
Q
GD
2
, GATE−TO−SOURCE VOLTAGE (V)
GS
0
V
0510
VDS = 40 V
= 25°C
T
J
I
= 10 A
D
20
10
VGS = 0 V
t
10
d(off)
t
d(on)
t, TIME (ns)
VGS = 4.5 V
V
t
f
1
1100
10
DS
I
= 10 A
D
RG, GATE RESISTANCE (W)
Figure 9. Resistive Switching Time Variation
vs. Gate Resistance
1000
TC = 25°C
≤ 10 V
V
GS
Single Pulse
100
10
, DRAIN CURRENT (A)
1
D
I
R
DS(on)
Limit
Thermal Limit
Package Limit
10 ms
0.5 ms
10 ms
0.1
1101000.1
VDS, DRAIN−TO−SOURCE VOLTAGE (V)TIME IN AVALANCHE (s)
Figure 11. Maximum Rated Forward Biased
Safe Operating Area
= 64 V
1 ms
1000
, SOURCE CURRENT (A)
S
I
1
TJ = 125°CTJ = 25°CTJ = −55°C
0.4
0.30.50.61.0
V
, SOURCE−TO−DRAIN VOLTAGE (V)
SD
0.70.80.9
Figure 10. Diode Forward Voltage vs. Current
100
TJ (initial) = 25°C
10
, (A)
PEAK
I
TJ (initial) = 100°C
1
0.1
0.000010.0010.010.0001
Figure 12. Maximum Drain Curent vs. Time in
Avalanche
www.onsemi.com
4
Page 5
NVTFS6H850NL
TYPICAL CHARACTERISTICS
100
50% Duty Cycle
20%
10
10%
5%
2%
1
R(t) (°C/W)
DEVICE ORDERING INFORMATION
NVTFS6H850NLTAG850LWDFN8
NVTFS6H850NLWFTAG50LWWDFN8
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
1%
0.1
Single Pulse
0.01
0.0000010.000010.00010.0010.010.11101001000
PULSE TIME (sec)
Figure 13. Thermal Characteristics
DeviceMarkingPackageShipping
1500 / Tape & Reel
(Pb−Free)
1500 / Tape & Reel
(Pb−Free, Wettable Flanks)
†
www.onsemi.com
5
Page 6
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
1
SCALE 2:1
0.05
E2
G
0.10 C
0.10 C
8X
C
A0.10B
C
4X
E3
1234
TOP VIEW
SIDE VIEW
b
L
14
8
BOTTOM VIEW
D1
78
D2
2X
C
0.20
D
A
B
2X
56
E
E1
0.20 C
c
A
DETAIL A
e/2
K
M
5
L1
WDFN8 3.3x3.3, 0.65P
CASE 511AB
ISSUE D
4X
q
A1
6X
e
DETAIL A
C
SEATING
PLANE
0.75
DATE 23 APR 2012
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH
PROTRUSIONS OR GATE BURRS.
DIMMINNOM
MILLIMETERS
A0.700.75
A10.00−−−
b0.230.30
c0.150.20
D
D12.953.05
D21.982.11
E
E12.953.05
E21.471.60
E30.230.300.40
e0.65 BSC
G0.300.41
K0.650.80
L0.300.43
L10.060.13
M1.401.50
q0 −−−
3.30 BSC
3.30 BSC
_
MAX
0.80
0.05
0.40
0.25
3.15
2.24
3.15
1.73
0.51
0.95
0.56
0.20
1.60
12
_
INCHES
MINNOM
0.0280.030
0.000−−−
0.0090.012
0.0060.008
0.130 BSC
0.1160.120
0.0780.083
0.130 BSC
0.1160.120
0.0580.063
0.0090.0120.016
0.026 BSC
0.0120.016
0.0260.032
0.0120.017
0.0020.005
0.0550.059
0 −−−
_
MAX
0.031
0.002
0.016
0.010
0.124
0.088
0.124
0.068
0.020
0.037
0.022
0.008
0.063
12
SOLDERING FOOTPRINT*
PACKAGE
OUTLINE
0.57
8X
0.650.42
PITCH
2.30
4X
0.66
3.60
_
GENERIC
MARKING DIAGRAM*
1
XXXXX
AYWWG
G
XXXXX = Specific Device Code
A= Assembly Location
Y= Year
WW= Work Week
G= Pb−Free Package
*This information is generic. Please refer
to device data sheet for actual part
marking.
Pb−Free indicator, “G” or microdot “ G”,
may or may not be present.
DOCUMENT NUMBER:
DESCRIPTION:
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
98AON30561E
WDFN8 3.3X3.3, 0.65P
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent
coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf
ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards,
regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer
application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not
designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized
application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This
literature is subject to all applicable copyright laws and is not for resale in any manner.
. ON Semiconductor reserves the right to make changes without further notice to any products herein.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
TECHNICAL SUPPORT
North American Technical Support: