ON Semiconductor NB7L216MNEVB User Manual

Page 1
© Semiconductor Components Industries, LLC, 2012
February, 2012 − Rev. 1
1 Publication Order Number:
EVBUM2085/D
NB7L216MNEVB
NB7L216 Evaluation Board User's Manual
This document describes the NB7L216 evaluation board and the appropriate lab test setups. It should be used in conjunction with the NB7L216 data sheet which contains full technical details on the device specifications and operation.
The evaluation board is designed to facilitate a quick evaluation of the NB7L216 GigaCommt High Gain Differential Receiver/Driver.
Board Layup
The evaluation board is implemented in two layers and provides a high bandwidth 50 W controlled impedance environment for higher performance. First layer or primary trace layer is 5 mils thick Rogers RO6002 material, which is engineered to have equal electrical length on all signal traces from NB7L216 device to the sense output. The second layer is 32 mils thick copper ground plane. For standard lab setup and test, a split (dual) power supply is required enabling the 50 ohm impedance in the scope to be used as termination of the ECL signals (V
TT
= VCC – 2.0 V, in split
power supply setup, V
TT
is the system ground).
What measurements can you expect to make?
With this evaluation board, the following measurements
could be performed in single−ended
(1)
or differential modes
of operation:
Jitter
Output Skew
Gain/Return Loss
Eye Pattern Generation
Frequency Performance
Output Rise and Fall Time
V
CMR
(Common Mode Range)
1. Singleended measurements can only be made at V
CC
VEE = 3.3 V using this board setup.
Figure 1. NB7L216 Evaluation Board
http://onsemi.com
EVAL BOARD USER’S MANUAL
Page 2
NB7L216MNEVB
http://onsemi.com
2
SETUP FOR TIME DOMAIN MEASUREMENTS
Table 1. BASIC EQUIPMENT
Description Example Equipment (Note 1) Qty.
Power Supply with 4 outputs HP6624A 1
Oscilloscope TDS8000 with 80E01 Sampling Head (Note 2) 1
Differential Signal Generator HP 8133A, Advantest D3186 1
Matched High Speed Cables with SMA Connectors Storm, Semflex 4
Power Supply Cables with Clips 3/4
1. Equipment used to generate example measurements.
2. 50 GHz sampling head used (for effective rise, fall and jitter performance measurement)
Setup
Step 1: Connect Power
1a: Three power levels must be provided to the board for V
CC
, VEE, and GND via the surface mount clips. Using the
split power supply mode, GND = V
TT
= VCC – 2.0 V.
Table 2. NB7L216 POWER SUPPLY CONNECTIONS
3.3 V Setup 2.5 V Setup
VCC = 2.0 V VCC = 2.0 V
VTT = GND VTT = GND
VEE = 1.3 V VEE = 0.5 V
Step 2: Connect Inputs
For Differential Mode (3.3 V and 2.5 V operation)
2a: Connect the differential output of the generator to the
differential input of the device (D and D
).
For SingleEnded Mode (3.3 V operation only)
2a: Connect the AC coupled single−ended output
generator to input.
NOTE: Device may oscillate when the input is not
driven. For best results, unconnected input should be terminated to V
TT
through 50 W
resistor.
OUT
OUT
TRIGGER
Channel 1 (80E01)
TRIGGER
Amplitude = 500 mV Offset = 660 mV
Advantest D3186
Signal Generator (12 GHz)
D
D
VCC = 2.0 V
V
CC
V
BB
Q
Q
Tektronix TDS8000
Digital Oscilloscope
V
EE
= 1.3 V (3.3 V op)
V
EE
= 0.5 V (2.5 V op)
VTT = 0 V
GND
VTT = 0 V
GND
Figure 2. NB7L216 Board Setup Time Domain (Differential Mode)
NOTE: All differential cable pairs must be matched.
Channel 2 (80E01)
V
EE
V
BB
C1
C1
Page 3
NB7L216MNEVB
http://onsemi.com
3
Setup (continued)
Step 3: Setup Input Signals
3a: Set the signal generator amplitude to 500 mV.
NOTE: The signal generator amplitude can vary from
75 mV to 900 mV to produce a 400 mV DUT output.
3b: Set the signal generator offset to 660 mV (the center of a nominal RSECL output).
NOTE: The V
CMR
(Voltage Common Mode Range) allows the signal generator offset to vary as long as crosspoint is within the V
CMR
range. Refer to
the device data sheet for further information.
3c: Set the generator output for a PRBS data signal, or for a square wave clock signal with a 50% duty cycle.
Step 4: Connect Output Signals
4a: Connect the outputs of the device (Q, Q) to the oscilloscope. The oscilloscope sampling head must have internal 50 W termination to ground.
NOTE: Where a single output is being used, the
unconnected output for the pair must be terminated to VTT through a 50 W resistor for best operation. Unused pairs may be left unconnected. Since V
TT
= 0 V, a standard 50 W
SMA termination is recommended.
OUT
OUT
TRIGGER
Channel 1 (80E01)
TRIGGER
Amplitude = 500 mV Offset = 660 mV
Advantest D3186
Signal Generator (12 GHz)
D
D
V
BB
Q
Q
Tektronix TDS8000
Digital Oscilloscope
V
EE
= 1.3 V (3.3 V op)
GND
VTT = 0 V
Channel 2 (80E01)
V
EE
V
BB
Figure 3. NB7L216 Board Setup − Time Domain (Single−Ended Mode)
AC Coupling
C1
C1
V
CC
= 2.0 V
V
CC
VTT = 0 V
GND
NOTE: All differential cable pairs must be
matched.
SETUP FOR FREQUENCY DOMAIN MEASUREMENTS
Table 3. BASIC EQUIPMENT
Description Example Equipment (Note 3) Qty.
Power Supply with 4 outputs HP 6624A 1
Vector Network Analyzer (VNA) R&S ZVK (10 MHz to 40 GHz) 1
180° Hybrid Coupler Krytar Model #4010180 1
Bias Tee with 50 W Resistor Termination
Picosecond Model #5542219 1
Matched High Speed Cables with SMA Connectors Storm, Semflex 3
Power Supply Cables with Clips 3/4
3. Equipment used to generate example measurements within this document.
Page 4
NB7L216MNEVB
http://onsemi.com
4
Setup
Step 1: Connect Power
1a:Three power levels must be provided to the board for V
CC
, VEE, and GND via the surface mount clips. Using the
split power supply mode, GND = V
TT
= VCC – 2.0 V.
Table 4. NB7L216 POWER SUPPLY CONNECTIONS
3.3 V Setup
VCC = 2.0 V
VTT = GND
VEE = 1.3 V
NOTE: For frequency domain measurements, 2.5 V
power supply is not recommended because additional equipment (bias tee, etc.) is needed for proper operation. The input signal has to be properly offset to meet V
CMR
range of the
device.
Setup Test Configurations For Differential Operation
Small Signal Setup
Step 2: Input Setup
2a: Calibrate VNA from 1.0 GHz to 12 GHz. Set input level to –35 dBm at the output of the 180° Hybrid
coupler (input of the DUT).
Step 3: Output Setup
3a: Set display to measure S21 and record data.
Large Signal Setup
Step 2: Input Setup
2a: Calibrate VNA from 1.0 GHz to 12 GHz. 2b: Set input levels to 2.0 dBm (500 mV) at the input of
DUT.
Step 3: Output Setup
3a: Set display to measure S21 and record data.
D
D
V
BB
Q
Q
V
EE
= 1.3 V (3.3 V op)
GND
VTT = 0 V
V
EE
V
BB
Rohde & Schwartz
Vector Network Analyzer
Figure 4. NB7L216 Board Setup – Frequency Domain (Differential Mode)
50 W
180Hybrid
Coupler
GND
Bias T
50 W
GND
PORT 2PORT 1
GND
50 W
C1
C1
VCC = 2.0 V
V
CC
VTT = 0 V
GND
Setup Test Configurations For Single−Ended Operation
SingleEnded Mode Small Signal
Step 2: Input Setup
2a: Calibrate VNA from 1.0 GHz to 12 GHz. 2b: Set input level to –35 dBm at the input of DUT.
Step 3: Output Setup
3a: Set display to measure S21 and record data.
SingleEnded Mode Large Signal
Step 2: Input Setup
2a: Calibrate VNA from 1.0 GHz to 12 GHz. 2b: Set input levels to +2 dBm (500 mV) at the input of
DUT.
Step 3: Output Setup
3a: Set display to measure S21 and record data.
Page 5
NB7L216MNEVB
http://onsemi.com
5
Figure 5. NB7L216 Board Setup – Frequency Domain (SingleEnded Mode)
50 W
GND
D
D
V
BB
Q
Q
V
EE
= 1.3 V (3.3 V op)
GND
VTT = 0 V
V
EE
V
BB
Rohde & Schwartz
Vector Network Analyzer
Bias T
50 W
GND
PORT 2PORT 1
GND
50 W
C1
C1
VCC = 2.0 V
V
CC
VTT = 0 V
GND
Page 6
NB7L216MNEVB
http://onsemi.com
6
MORE INFORMATION ABOUT EVALUATION BOARD
Design Considerations for >12 GHz operation
While the NB7L216 is specified to operate at 12 GHz, this evaluation board is designed to support operating frequencies up to 20 GHz.
The following considerations played a key role to ensure this evaluation board achieves high−end microwave performance:
Optimal SMA connector launch
Minimal insertion loss and signal dispersion
Accurate Transmission line matching (50 ohms)
Distributed effects while bypassing and noise filtering
Q0
V
CC
OPEN CIRCUIT STUB
OPEN CIRCUIT STUB
NB7L216
NOTE: C1, C2* = Decoupling cap
Tx = 50 W Transmission line
V
EE
CLK
CLK
VTCLK
VTCLK
Q0
T1
T3
T4
T5
T2
T2
1
1
1
1
T1
T5
0
0
C1
C1
T6
T6
l/2 @ 10 GHz
l/2 @ 10 GHz
l/4 @ 10 GHz
SURFACE MOUNT CLIP
SURFACE MOUNT CLIP
0
ROSENBERGER SMA
ROSENBERGER SMA
ROSENBERGER SMA
ROSENBERGER SMA
Figure 6. Evaluation Board Schematic
0
l/4 @ 10 GHz
V
BB
Page 7
NB7L216MNEVB
http://onsemi.com
7
Table 5. BILL OF MATERIALS
Part No QTY Description Manufacturer WEB address
NB7L216 1 Evaulation Board ON Semiconductor http://www.onsemi.com
5016 11 Test Point ANVIL Keystone
http://www.newark.com http://www.digikey.com
32K24340ME3 4 Gold plated connector Rosenberger http://www.rosenberger.de
CO6BLBB2X5UX CO603C104K6RAC
8
2 MHz – 30 GHz capacitor 0603 0.1 mF ± 10%
Dielectric Laboratories Kemet
http://www.dilabs.com http://www.newark.com
Table 6. BOARD MATERIAL
Material Thickness
Rogers 6002 5 mil
Copper Plating 32 mil
Figure 7. Board Stack−up
12.5 mil
Dielectric (5.0 mil)
Thick Copper Base
1.37 mil
Figure 8. Layout Mask for NB7L216
Figure 9. Insertion Loss
NOTE: The insertion loss curve can be used to calibrate out board loss if testing
under small signal conditions.
5 dB
START 1 GHz STOP 12 GHz1 GHz/
11 GHz
H
1 dB/div
Pin 1
Page 8
NB7L216MNEVB
http://onsemi.com
8
ADDITIONAL EVALUATION BOARD INFORMATION
www.onsemi.com
In all cases, the most uptodate information can be found
on our website.
Sample orders for devices and boards
New Product updates
Literature download/order
IBIS and Spice models
References
NB7L216 Data Sheet, 2.5V/3.3V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Translator with Internal Termination
AND8077/D, Application Note, GigaCommt (SiGe) SPICE Modeling Kit.
AND8075/D, Application Note, Board Mounting Considerations for the FCBGA Packages.
ORDERING INFORMATION
Device Package Shipping
NB7L216MN QFN16 123 Units / Rail
NB7L216MNG QFN16
(PbFree)
123 Units / Rail
NB7L216MNR2 QFN16 3000 / Tape & Reel
NB7L216MNR2G QFN16
(PbFree)
3000 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
Page 9
NB7L216MNEVB
http://onsemi.com
9
PACKAGE DIMENSIONS
16 PIN QFN
CASE 485G01
ISSUE B
16X
SEATING PLANE
L
D
E
0.15 C
A
A1
e
D2
E2
b
1
4
58
12
9
16 13
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. L
max
CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP AND FLAG
B
A
0.15
C
TOP VIEW
SIDE VIEW
BOTTOM VIEW
PIN 1
LOCATION
0.10 C
0.08 C
(A3)
C
16 X
e
16X
NOTE 5
0.10 C
0.05
C
A B
NOTE 3
K
16X
DIM MIN MAX
MILLIMETERS
A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF
b 0.18 0.30
D 3.00 BSC D2 1.65 1.85
E 3.00 BSC E2 1.65 1.85
e 0.50 BSC
K 0.20 −−−
L 0.30 0.50
EXPOSED PAD
ǒ
mm
inches
Ǔ
SCALE 10:1
0.50
0.02
0.575
0.022
1.50
0.059
3.25
0.128
0.30
0.012
3.25
0.128
0.30
0.012
EXPOSED PAD
*For additional information on our PbFree strategy and soldering
details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 8002829855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−58171050
EVBUM2085/D
GigaComm is a trademark of Semiconductor Components Industries, LLC.
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 3036752175 or 8003443860 Toll Free USA/Canada Fax: 3036752176 or 8003443867 Toll Free USA/Canada Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative
Loading...