Designed for high volume, low cost, industrial and consumer
applications such as motor control; process control; temperature, light
and speed control.
• Small Size
• Passivated Die for Reliability and Uniformity
• Low Level Triggering and Holding Characteristics
• Device Marking: Logo, Device T ype, e.g., R12DSM, Date Code
MAXIMUM RATINGS (T
Rating
Peak Repetitive Off–State V oltage
(TJ = –40 to 110°C, Sine Wave,
50 to 60 Hz, Gate Open)
On–State RMS Current
(180° Conduction Angles; TC = 75°C)
Average On–State Current
(180° Conduction Angles; TC = 75°C)
Peak Non-Repetitive Surge Current
(1/2 Cycle, Sine Wave 60 Hz,
TJ = 110°C)
Circuit Fusing Consideration
(t = 8.3 msec)
Forward Peak Gate Power
(Pulse Width ≤ 1.0 msec, TC = 75°C)
Forward Average Gate Power
(t = 8.3 msec, TC = 75°C)
Forward Peak Gate Current
(Pulse Width ≤ 1.0msec, TC = 75°C)
Operating Junction Temperature RangeT
Storage Temperature RangeT
(1) V
and V
DRM
apply for zero or negative gate voltage; however, positive gate voltage shall
not be applied concurrent with negative potential on the anode. Blocking
voltages shall not be tested with a constant current source such that the
voltage ratings of the device are exceeded.
RRM
= 25°C unless otherwise noted)
J
SymbolValueUnit
(1)
MCR12DSM
MCR12DSN
for all types can be applied on a continuous basis. Ratings
V
DRM,
V
RRM
600
800
I
T(RMS)
I
T(AV)
I
TSM
I2t41A2sec
P
GM
P
G(AV)
I
GM
J
stg
12Amps
7.6Amps
100Amps
5.0Watts
0.5Watts
2.0Amps
–40 to 110°C
–40 to 150°C
Volts
http://onsemi.com
SCRs
12 AMPERES RMS
600 thru 800 VOLTS
G
A
1
2
3
D–PAK
CASE 369A
STYLE 4
PIN ASSIGNMENT
1
2
3
4
ORDERING INFORMATION
DevicePackageShipping
MCR12DSMT4DPAK 369A16mm Tape
MCR12DSNT4DPAK 369A16mm T ape
Preferred devices are recommended choices for future use
and best overall value.
K
4
Cathode
Anode
Gate
Anode
and Reel
(2.5K/Reel)
and Reel
(2.5K/Reel)
Semiconductor Components Industries, LLC, 1999
December, 1999 – Rev. 1
1Publication Order Number:
MCR12DSM/D
THERMAL CHARACTERISTICS
CharacteristicSymbolMaxUnit
Thermal Resistance — Junction to Case
Thermal Resistance — Junction to Ambient
Thermal Resistance — Junction to Ambient
Maximum Lead Temperature for Soldering Purposes
(1)
MCR12DSM, MCR12DSN
(2)
R
q
JC
R
q
JA
R
q
JA
T
L
2.2
88
80
260°C
°C/W
ELECTRICAL CHARACTERISTICS (T
Characteristics
= 25°C unless otherwise noted)
J
SymbolMinTypMaxUnit
OFF CHARACTERISTICS
Peak Repetitive Forward or Reverse Blocking Current
(Source Voltage = 12 V, RS = 6.0 KW, IT = 16 A(pk), RGK = 1.0 KW)
(VD = Rated V
, Rise Time = 20 ns, Pulse Width = 10 ms)
DRM
(4)
(5)
(5)
= 25°C
J
TJ = –40°C
= 25°C
J
TJ = –40°C
TJ = 110°C
TJ = –40°C
TJ = –40°C
V
GRM
I
GRM
V
I
V
TM
GT
GT
I
H
I
tgt
1012.518
——1.2
—1.31.9
5.0
—
0.45
—
0.2
0.5
—
L
0.5
—
—2.05.0
12
—
0.65
—
—
1.0
—
1.0
—
200
300
1.0
1.5
—
6.0
10
6.0
10
Volts
m
A
Volts
m
A
Volts
mA
mA
m
s
DYNAMIC CHARACTERISTICS
CharacteristicsSymbolMinTypMaxUnit
Critical Rate of Rise of Off–State Voltage
(VD = 0.67 X Rated V
RGK = 1.0 KW, TJ = 110°C)
(1) Surface mounted on minimum recommended pad size.
(2) 1/8″ from case for 10 seconds.
(3) Ratings apply for negative gate voltage or RGK = 1.0 KW. Devices shall not have a positive gate voltage concurrently with a negative voltage
on the anode. Devices should not be tested with a constant current source for forward and reverse blocking capability such that the voltage
applied exceeds the rated blocking voltage.
(4) Pulse Test: Pulse Width ≤ 2.0 msec, Duty Cycle ≤ 2%.
(5) RGK current not included in measurement.
, Exponential Waveform,
DRM
dv/dt
2.010—
V/ms
http://onsemi.com
2
MCR12DSM, MCR12DSN
110
16
Voltage Current Characteristic of SCR
+ Current
Anode +
SymbolParameter
°
V
DRM
I
DRM
V
RRM
I
RRM
V
TM
I
H
105
100
95
90
85
Peak Repetitive Off State Forward Voltage
Peak Forward Blocking Current
Peak Repetitive Off State Reverse Voltage
Peak Reverse Blocking Current
Peak On State Voltage
Holding Current
I
at V
RRM
Reverse Avalanche Region
Anode –
dc
RRM
Reverse Blocking Region
(off state)
14
12
10
8.0
6.0
on state
a
a
= Conduction
Angle
a
V
TM
I
H
Forward Blocking Region
(off state)
= 30°
I
DRM
60°
at V
90°
+ Voltage
DRM
120°
180°
dc
80
75
70
, MAXIMUM ALLOWABLE CASE TEMPERATURE ( C)
C
T
a
a
= Conduction
Angle
1.02.03.01.02.0
I
, AVERAGE ON–STATE CURRENT (AMPS)
T(AV)
a
= 30°
4.05.0
60°
90°
6.07.0
180°
120°
8.00
4.0
2.0
, A VERAGE POWER DISSIPATION (WATTS)
(AV)
P
0
I
, AVERAGE ON–STATE CURRENT (AMPS)
T(AV)
4.0
3.08.00
5.0
Figure 1. Average Current DeratingFigure 2. On–State Power Dissipation
TJ, JUNCTION TEMPERATURE (°C)TJ, JUNCTION TEMPERATURE (°C)
65110–40
Figure 7. T ypical Holding Current versus
Junction T emperature
http://onsemi.com
1.0
, LATCHING CURRENT (mA)
L
I
0.1
–255.0205095
–103580
65110–40
Figure 8. T ypical Latching Current versus
Junction T emperature
4
10
1000
, HOLDING CURRENT (mA)
H
I
8.0
6.0
4.0
2.0
IGT = 25 mA
IGT = 10 mA
MCR12DSM, MCR12DSN
TJ = 25°C
100
m
10
STATIC dv/dt (V/ s)
70°C
90°C
TJ = 110°C
0
100010 K100
RGK, GATE–CATHODE RESISTANCE (OHMS)
Figure 9. Holding Current versus
Gate–Cathode Resistance
1.0
100
RGK, GATE–CATHODE RESISTANCE (OHMS)
Figure 10. Exponential Static dv/dt versus
Gate–Cathode Resistance and Junction
1000
T emperature
1000
TJ = 110°C
400 V
100
m
10
STATIC dv/dt (V/ s)
1.0
VPK = 800 V
100
600 V
1000
RGK, GATE–CATHODE RESISTANCE (OHMS)
Figure 11. Exponential Static dv/dt versus
Gate–Cathode Resistance and Peak V oltage
1000
100
m
STATIC dv/dt (V/ s)
IGT = 25 mA
IGT = 10 mA
10
1.0
100
Figure 12. Exponential Static dv/dt versus
Gate–Cathode Resistance and Gate Trigger
VD = 800 V
TJ = 110°C
1000
RGK, GATE–CATHODE RESISTANCE (OHMS)
Current Sensitivity
http://onsemi.com
5
MCR12DSM, MCR12DSN
MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the
total design. The footprint for the semiconductor packages
must be the correct size to insure proper solder connection
0.165
4.191
0.190
4.826
interface between the board and the package. With the
correct pad geometry, the packages will self align when
subjected to a solder reflow process.
0.118
0.100
2.54
3.0
0.063
1.6
0.243
6.172
inches
mm
DPAK
http://onsemi.com
6
MCR12DSM, MCR12DSN
P ACKAGE DIMENSIONS
D–P AK
CASE 369A–13
ISSUE Z
NOTES:
SEATING
–T–
PLANE
B
V
S
R
4
A
123
K
F
L
D
2 PL
G
0.13 (0.005)T
C
E
Z
U
J
H
M
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty , representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability ,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly , any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer .
PUBLICATION ORDERING INFORMATION
NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303–675–2167 or 800–344–3810 T oll Free USA/Canada
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone : (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich T ime)
Email: ONlit–german@hibbertco.com
French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse T ime)
Email: ONlit–french@hibbertco.com
English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, England, Ireland
CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com
ASIA/PACIFIC : LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong T ime)
T oll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, T okyo, Japan 141–8549
Phone: 81–3–5740–2745
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
http://onsemi.com
8
MCR12DSM/D
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.