ON Semiconductor MC14511B Technical data

MC14511B

BCD-To-Seven Segment
Latch/Decoder/Driver

The MC14511B BCD–to–seven segment latch/decoder/driver is
constructed with complementary MOS (CMOS) enhancement mode
devices and NPN bipolar output d rivers in a s ingle m onolithic s tructure.
The circuit provides the functions of a 4–bit storage latch, an 8421
BCD–to–seven segment decoder, and an output drive capability. Lamp
test (LT

), blanking (BI), and latch enable ( LE) i nputs a re us ed t o t est t he
display, to turn–off or pulse modulate the brightness of the display, and
to store a BCD code, respectively. It can be used with seven–segment
light–emitting diodes (LED), incandescent, fluorescent, gas discharge,
or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display
driver, computer/calculator display driver, cockpit display driver, and
various clock, watch, and timer uses.

• Low Logic Circuit Power Dissipation

• High–Current Sourcing Outputs (Up to 25 mA)

• Latch Storage of Code

• Blanking Input

• Lamp Test Provision

• Readout Blanking on all Illegal Input Combinations

• Lamp Intensity Modulation Capability

• Time Share (Multiplexing) Facility

• Supply Voltage Range = 3.0 V to 18 V

• Capable of Driving Two Low–power TTL Loads, One Low–power

Schottky TTL Load or Two HTL Loads Over the Rated Temperature
Range

• Chip Complexity: 216 FETs or 54 Equivalent Gates

• Triple Diode Protection on all Inputs

MAXIMUM RATINGS (Voltages Referenced to V

Symbol Parameter Value Unit

V

DD

V

P

T

T

stg

I

OHmax

P

OHmax

2. Maximum Ratings are those values beyond which damage to the device

may occur.

3. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/C From 65C To 125C

4. P

OHmax

DC Supply Voltage Range –0.5 to +18.0 V
Input Voltage Range, All Inputs –0.5 to VDD + 0.5 V

in

I DC Current Drain per Input Pin 10 mA

Power Dissipation,

D

A

per Package (Note 3)
Operating Temperature Range –55 to +125 °C
Storage Temperature Range –65 to +150 °C
Maximum Output Drive Current

(Source) per Output
Maximum Continuous Output

Power (Source) per Output

(Note 4)

= IOH (VDD – VOH)

) (Note 2)

SS

500 mW

25 mA

50 mA

http://onsemi.com

MARKING

DIAGRAMS

16

PDIP–16

P SUFFIX

CASE 648

SOIC–16

D SUFFIX

CASE 751B

SOIC–16
DW SUFFIX
CASE 751G

SOEIAJ–16

F SUFFIX

CASE 966

A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

MC14511BCP

AWLYYWW

1

16

14511B

AWLYWW

1
16

14511B

AWLYYWW

1

16

MC14511B

ALYW

1

ORDERING INFORMATION

Device Package Shipping

MC14511BCP PDIP–16 2000/Box
MC14511BD SOIC–16 48/Rail
MC14511BDW SOIC–16 47/Rail
MC14511BDWR2 SOIC–16 1000/Tape & Reel
MC14511BF SOEIAJ–16 See Note 1
MC14511BFEL SOEIAJ–16 See Note 1

1. For ordering information on the EIAJ version of
the SOIC packages, please contact your local
ON Semiconductor representative.

 Semiconductor Components Industries, LLC, 2002

February, 2002 – Rev. 5

1 Publication Order Number:

MC14511B/D

MC14511B

This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields.
However, it i s advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages
to this high–impedance circuit. A destructive high current mode may occur if Vin and V
V

 (Vin or V

SS

)  VDD.

out

Due to the sourcing capability of this circuit, damage can occur to the device if VDD is applied, and the outputs are shorted
to V

and are at a logical 1 (See Maximum Ratings).

SS

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

PIN ASSIGNMENT

V

16

DD

15

f

fg

e

d

a

b

c

g

14

a

13

b

125

11

c

10

d

9

e

LE

V

B

C

LT

BI

D

A

SS

1

2

3

4

6

7

8

DISPLAY

are not constrained to the range

out

0123456789

TRUTH TABLE

Inputs Outputs

LE BI LT D C B A a b c d e f g Display

XX0XXXX1111111 8
X 0 1 X X X X 0 0 0 0 0 0 0 Blank

01100001111110 0
01100010110000 1
01100101111001 2
01100111111001 3

01101000110011 4
01101011011011 5
01101100011111 6
01101111110000 7

01110001111111 8
01110011110011 9
0 1 1 1 0 1 0 0 0 0 0 0 0 0 Blank
0 1 1 1 0 1 1 0 0 0 0 0 0 0 Blank

0 1 1 1 1 0 0 0 0 0 0 0 0 0 Blank
0 1 1 1 1 0 1 0 0 0 0 0 0 0 Blank
0 1 1 1 1 1 0 0 0 0 0 0 0 0 Blank
0 1 1 1 1 1 1 0 0 0 0 0 0 0 Blank

111XXXX * *

X = Don’t Care
*Depends upon the BCD code previously applied when LE = 0

http://onsemi.com

2

MC14511B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V

– 55C 25C 125C

V

DD

Characteristic Symbol

Output Voltage “0” Level

V

= VDD or 0

in

V

OL

Vdc

5.0
10
15

V

= 0 or V

in

DD

Input Voltage # “0” Level

“1” Level

(V

= 3.8 or 0.5 Vdc)

O

= 8.8 or 1.0 Vdc)

(V

O

(V

= 13.8 or 1.5 Vdc)

O

“1” Level

= 0.5 or 3.8 Vdc)

(V

O

(V

= 1.0 or 8.8 Vdc)

O

(V

= 1.5 or 13.8 Vdc)

O

Output Drive Voltage

= 0 mA) Source

(I

OH

(I

= 5.0 mA)

OH

(I

= 10 mA)

OH

(I

= 15 mA)

OH

(I

= 20 mA)

OH

(I

= 25 mA)

OH

(IOH = 0 mA)
(I

= 5.0 mA)

OH

(I

= 10 mA)

OH

(I

= 15 mA)

OH

= 20 mA)

(I

OH

(I

= 25 mA)

OH

(IOH = 0 mA)
(I

= 5.0 mA)

OH

(I

= 10 mA)

OH

(I

= 15 mA)

OH

(I

= 20 mA)

OH

(I

= 25 mA)

OH

Output Drive Current

(V

= 0.4 V) Sink

OL

= 0.5 V)

(V

OL

(V

= 1.5 V)

OL

Input Current I
Input Capacitance C
Quiescent Current

(Per Package) V

= 0 µA

I

out

= 0 or VDD,

in

Total Supply Current (Notes 6 & 7)

(Dynamic plus Quiescent,
Per Package)
(C

= 50 pF on all outputs, all

L

V

OH

V

IL

V

IH

V

OH

I

OL

in

in

I

DD

I

T

5.0
10
15

5.0
10
15

5.0
10
15

5.0 4.1

10 9.1

15 14.1

5.0
10
15

15 — ± 0.1 — ±0.00001 ± 0.1 — ± 1.0 µAdc
— — — — 5.0 7.5 — — pF

5.0
10
15

5.0
10
15

buffers switching)

5. Noise immunity specified for worst–case input combination.
Noise Margin for both “1” and “0” level =

1.0 Vdc min @ VDD = 5.0 Vdc

2.0 Vdc min @ V

2.5 Vdc min @ V

6. The formulas given are for the typical characteristics only at 25C.

= 10 Vdc

DD

= 15 Vdc

DD

7. To calculate total supply current at loads other than 50 pF:

) = IT(50 pF) + 3.5 x 10–3 (CL – 50) VDDf

I

T(CL

where: I

is in µA (per package), CL in pF, VDD in Vdc, and f in kHz is input frequency.

T

Min Max Min

—
—
—

4.1

9.1

14.1

—
—
—

3.5

7.0
11

—

3.9
—

3.4
—

—

9.0
—

8.6
—

—
14
—

13.6
—

0.64

1.6

4.2

—
—
—

SS

)

0.05

0.05

0.05
—

—
—

1.5

3.0

4.0

—
—
—

—
—
—
—
—
—

—
—
—
—
—
—

—
—
—
—
—
—

—
—
—

5.0
10
20

Typ

(Note 5)

—
—
—

4.1

9.1

14.1

—
—
—

3.5

7.0
11

4.1
—

3.9
—

3.4
—

9.1
—

9.0
—

8.6
—

14.1
—
14
—

13.6
—

0.51

1.3

3.4

—
—
—

0
0
0

4.57

9.58

14.59

2.25

4.50

6.75

2.75

5.50

8.25

4.57

4.24

4.12

3.94

3.70

3.54

9.58

9.26

9.17

9.04

8.90

8.70

14.59

14.27

14.18

14.07

13.95

13.70

0.88

2.25

8.8

0.005

0.010

0.015

IT = (1.9 µA/kHz) f + I
IT = (3.8 µA/kHz) f + I
IT = (5.7 µA/kHz) f + I

Max Min Max

0.05

0.05

0.05
—

—
—

1.5

3.0

4.0

—
—
—

—
—
—
—
—
—

—
—
—
—
—
—

—
—
—
—
—
—

—
—
—

5.0
10
20

DD
DD
DD

—
—
—

4.1

9.1

14.1

—
—
—

3.5

7.0
11

4.1
—

3.5
—

3.0
—

9.1
—

8.6
—

8.2
—

14.1
—

13.6
—

13.2
—

0.36

0.9

2.4

—
—
—

0.05

0.05

0.05
—

—
—

1.5

3.0

4.0

—
—
—

—
—
—
—
—
—

—
—
—
—
—
—

—
—
—
—
—
—

—
—
—

150
300
600

Unit

Vdc

Vdc

Vdc

Vdc

Vdc

Vdc

Vdc

mAdc

µAdc

µAdc

http://onsemi.com

3

MC14511B

SWITCHING CHARACTERISTICS (Note 8) (C

= 50 pF, T

L

Characteristic

Output Rise Time

t

= (0.40 ns/pF) CL + 20 ns

TLH

= (0.25 ns/pF) CL + 17.5 ns

t

TLH

t

= (0.20 ns/pF) CL + 15 ns

TLH

Output Fall Time

t

= (1.5 ns/pF) CL + 50 ns

THL

= (0.75 ns/pF) CL + 37.5 ns

t

THL

t

= (0.55 ns/pF) CL + 37.5 ns

THL

Data Propagation Delay Time

t

= (0.40 ns/pF) CL + 620 ns

PLH

= (0.25 ns/pF) CL + 237.5 ns

t

PLH

t

= (0.20 ns/pF) CL + 165 ns

PLH

t

= (1.3 ns/pF) CL + 655 ns

PHL

= (0.60 ns/pF) CL + 260 ns

t

PHL

t

= (0.35 ns/pF) CL + 182.5 ns

PHL

Blank Propagation Delay Time

t

= (0.30 ns/pF) CL + 585 ns

PLH

t

= (0.25 ns/pF) CL + 187.5 ns

PLH

t

= (0.15 ns/pF) CL + 142.5 ns

PLH

t

= (0.85 ns/pF) CL + 442.5 ns

PHL

= (0.45 ns/pF) CL + 177.5 ns

t

PHL

t

= (0.35 ns/pF) CL + 142.5 ns

PHL

Lamp Test Propagation Delay Time

t

= (0.45 ns/pF) CL + 290.5 ns

PLH

t

= (0.25 ns/pF) CL + 112.5 ns

PLH

t

= (0.20 ns/pF) CL + 80 ns

PLH

t

= (1.3 ns/pF) CL + 248 ns

PHL

= (0.45 ns/pF) CL + 102.5 ns

t

PHL

t

= (0.35 ns/pF) CL + 72.5 ns

PHL

Setup Time t

Hold Time t

Latch Enable Pulse Width t

8. The formulas given are for the typical characteristics only.

= 25C)

A

Symbol

t

TLH

t

THL

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

su

h

WL

V

DD

Vdc

5.0
10
15

5.0
10
15

5.0
10
15

5.0
10
15

5.0

I0

15

5.0
10
15

5.0
10
15

5.0
10
15

5.0
10
15

5.0
10
15

5.0
10
15

Min Typ Max Unit

ns
—
—
—

40
30
25

80
60
50

ns
—
—
—

125

75
65

250
150
130

ns
—
—
—

—
—
—

640
250
175

720
290
200

1280

500
350

1440

580
400

ns
—
—
—

—
—
—

600
200
150

485
200
160

750
300
220

970
400
320

ns
—
—
—

—
—
—

100

40
30

60
40
30

520
220
130

313
125

90

313
125

90
—

—
—

—
—
—

260
110

65

625
250
180

625
250
180

—
—
—

—
—
—

—
—
—

ns

ns

ns

http://onsemi.com

4