The MC100LVEP111 is a low skew 1-to-10 differential driver,
designed with clock distribution in mind, accepting two clock sources into
an input multiplexer. The PECL input signals can be either differential or
single-ended (if the VBB output is used). HSTL inputs can be used when
the LVEP111 is operating under PECL conditions.
The LVEP111 specifically guarantees low output-to-output skew.
Optimal design, layout, and processing minimize skew within a device and
from device to device.
To ensure tightest skew, both sides of differential outputs identically
terminate into 50 W even if only one output is being used. If an output
pair is unused, both outputs may be left open (unterminated) without
affecting skew.
The MC100LVEP111, as with most other ECL devices, can be
operated from a positive VCC supply in PECL mode. This allows the
LVEP111 to be used for high performance clock distribution in +3.3 V or
+2.5 V systems. Single-ended CLK input operation is limited to a VCC ≥
3.0 V in PECL mode, or VEE v -3.0 V in NECL mode. Designers can
take advantage of the LVEP111's performance to distribute low skew
clocks across the backplane or the board. In a PECL environment, series
or Thevenin line terminations are typically used as they require no
additional power supplies. For more information on using PECL,
designers should refer to Application Note AN1406/D.
Features
•85 ps Typical Device-to-Device Skew
•20 ps Typical Output-to-Output Skew
•Jitter Less than 1 ps RMS
•Maximum Frequency > 3 GHz Typical
•V
Output
BB
•430 ps Typical Propagation Delay
•The 100 Series Contains Temperature Compensation
•PECL and HSTL Mode Operating Range: V
with VEE = 0 V
•NECL Mode Operating Range: V
CC
= 0 V
with VEE = -2.375 V to -3.8 V
•Open Input Default State
•LVDS Input Compatible
•Fully Compatible with MC100EP111
•Pb-Free Packages are Available
= 2.375 V to 3.8 V
CC
http://onsemi.com
MARKING
DIAGRAM*
MC100
LVEP111
AWLYYWWG
LQFP-32
FA SUFFIX
CASE 873A
32
1
QFN32
MN SUFFIX
CASE 488AM
A= Assembly Location
WL, L= Wafer Lot
YY, Y= Year
WW, W = Work Week
G= Pb-Free Package
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
Warning: All VCC and VEE pins must be externally connected
to Power Supply to guarantee proper operation.
Q6Q6Q5Q5Q4Q4Q3 Q3
16
15
14
13
12
11
10
9
Table 1. PIN DESCRIPTION
PIN
CLK0*, CLK0**
V
CLK1*, CLK1**
CC
Q0:9, Q0:9
Q7
CLK_SEL*
Q7
V
CC
V
V
EP
BB
CC
EE
Q8
Q8
Q9
Q9
V
FUNCTION
ECL/PECL/HSTL CLK Input
ECL/PECL/HSTL CLK Input
ECL/PECL Outputs
ECL/PECL Active Clock Select Input
Reference Voltage Output
Positive Supply
Negative Supply
The exposed pad (EP) on the package
bottom must be attached to a heat-sink‐
ing conduit. The exposed pad may only
be electrically connected to VEE.
* Pins will default LOW when left open.
** Pins will default to 2/3VCC when left open.
V
EE
Table 2. FUNCTION TABLE
CLK_SEL
L
H
Active Input
CLK0, CLK0
CLK1, CLK1
Figure 1. LQFP-32 Pinout (Top View)
VCCQ0 Q0 Q1 Q1 Q2 Q2 V
V
1
CC
CLK_SEL
CLK0
CLK0
CLK1
CLK1
2
3
4
5
V
BB
6
7
8
V
EE
V
Q9 Q9 Q8 Q8 Q7 Q7 V
CC
Figure 2. QFN-32 Pinout (Top View)
MC100LVEP111
CC
2526272829303132
24
Q3
23
Q3
22
Q4
21
Q4
20
Q5
19
Q5
18
Q6
17
Q6
1514131211109
16
CC
Exposed Pad (EP)
http://onsemi.com
2
MC100LVEP111
Table 3. ATTRIBUTES
CharacteristicsValue
Internal Input Pulldown Resistor
Internal Input Pullup Resistor
ESD ProtectionHuman Body Model
Machine Model
Charged Device Model
Moisture Sensitivity (Note 1)Pb PkgsPb-Free Pkgs
LQFP
QFN
Level 2
Level 1
Flammability RatingOxygen Index: 28 to 34UL 94 V-0 @ 0.125 in
Transistor Count602 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, refer to Application Note AND8003/D.
75 kW
37.5 kW
> 2 kV
> 100 V
> 2 kV
Level 2
Level 1
Q
0
Q
0
CLK0
CLK0
CLK1
CLK1
CLK_SEL
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
Q
0
1
V
BB
V
EE
V
CC
4
Q
4
Q
5
Q
5
Q
6
Q
6
Q
7
Q
7
Q
8
Q
8
Q
9
Q
9
Figure 3. Logic Diagram
http://onsemi.com
3
MC100LVEP111
Table 4. MAXIMUM RATINGS
SymbolParameterCondition 1Condition 2RatingUnit
V
CC
V
EE
V
I
I
out
I
BB
T
A
T
stg
q
JA
q
JC
q
JA
q
JC
T
sol
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
PECL Mode Power SupplyVEE = 0 V6V
NECL Mode Power SupplyVCC = 0 V-6V
PECL Mode Input Voltage
NECL Mode Input Voltage
Output CurrentContinuous
VEE = 0 V
VCC = 0 V
Surge
VI ≤ V
VI ≥ V
CC
EE
6
-6
50
100
V
V
mA
mA
VBB Sink/Source± 0.5mA
Operating Temperature Range-40 to +85°C
Storage Temperature Range-65 to +150°C
Thermal Resistance (Junction-to-Ambient)0 lfpm
500 lfpm
LQFP-32
LQFP-32
80
55
°C/W
°C/W
Thermal Resistance (Junction-to-Case)Standard BoardLQFP-3212 to 17°C/W
Output HIGH Voltage (Note 3)135514801605135514801605135514801605mV
Output LOW Voltage (Note 3)555730900555730900555730900mV
Input HIGH Voltage (Single-Ended)
133516201335162012751620mV
(Note 4)
Input LOW Voltage (Single-Ended)
555875555875555875mV
(Note 4)
Input HIGH Voltage Common Mode
1.22.51.22.51.22.5V
Range (Differential Configuration)
(Note 5)
I
IH
I
IL
Input HIGH Current150150150
Input LOW CurrentCLK
CLK
0.5
-150
0.5
-150
0.5
-150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
2. Input and output parameters vary 1:1 with VCC. VEE can vary + 0.125 V to -1.3 V.
3. All loading with 50 W to VEE.
4. Do not use VBB at VCC < 3.0 V.
5. V
min varies 1:1 with VEE, V
IHCMR
input signal.
max varies 1:1 with VCC. The V
IHCMR
range is referenced to the most positive side of the differential
Output HIGH Voltage (Note 7)215522802405215522802405215522802405mV
Output LOW Voltage (Note 7)135515301700135515301700135515301700mV
Input HIGH Voltage (Single-Ended)213524202135242021352420mV
Input LOW Voltage (Single-Ended)135516751355167513551675mV
Output Reference Voltage (Note 8)177518751975177518751975177518751975mV
Input HIGH Voltage Common Mode
1.23.31.23.31.23.3V
Range (Differential Configuration)
(Note 9)
I
IH
I
IL
Input HIGH Current150150150
Input LOW CurrentCLK
CLK
0.5
-150
0.5
-150
0.5
-150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
6. Input and output parameters vary 1:1 with VCC. VEE can vary + 0.925 V to -0.5 V.
7. All loading with 50 W to VCC - 2.0 V.
8. Single ended input operation is limited VCC ≥ 3.0 V in PECL mode.
9. V
min varies 1:1 with VEE, V
IHCMR
input signal.
max varies 1:1 with VCC. The V
IHCMR
range is referenced to the most positive side of the differential
VEE + 1.20.0VEE + 1.20.0VEE + 1.20.0V
Range (Differential Configuration)
(Note 13)
I
IH
I
IL
Input HIGH Current150150150
Input LOW CurrentCLK
CLK
0.5
-150
0.5
-150
0.5
-150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
10.Input and output parameters vary 1:1 with VCC.
11.All loading with 50 W to VCC - 2.0 V.
12.Single ended input operation is limited VEE ≤ -3.0V in NECL mode.
13.V
min varies 1:1 with VEE, V
IHCMR
input signal.
max varies 1:1 with VCC. The V
IHCMR
range is referenced to the most positive side of the differential
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
http://onsemi.com
6
MC100LVEP111
Table 9. AC CHARACTERISTICSV
= 0 V; VEE = -2.375 to -3.8 V or VCC = 2.375 to 3.8 V; VEE = 0 V (Note 14)
Output Rise/Fall Time (20%-80%)105200255125200275150230320ps
CharacteristicMinTypMaxMinTy pMaxMinTypMax
325400475350430500440510590ps
20
20
85
0.209
0.200
0.197
0.220
0.232
0.348
25
25
150
0.5
0.5
0.4
0.5
0.4
0.6
20
20
85
0.204
0.214
0.213
0.224
0.290
0.545
25
25
150
0.5
0.6
0.5
0.5
0.5
0.8
25
20
85
0.221
0.229
0.243
0.292
0.522
0.911
35
25
150
0.5
0.5
0.4
0.6
0.8
1.3
150800120015080012001508001200mV
Unit
ps
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
14.Measured with 750 mV source, 50% duty cycle clock source. All loading with 50 W to VCC - 2.0 V.
15.Skew is measured between outputs under identical transitions and conditions on any one device.
16.Device-to-Device skew for identical transitions at identical VCC levels.
800
700
600
(mV)
500
OUTpp
V
400
300
200
100
0
0100020003000400050006000
FREQUENCY (MHz)
Figure 4. F
max
Typical
http://onsemi.com
7
MC100LVEP111
V
CC
Z0 = 50 W
50 W
LVPECL
Driver
V
TT
50 W
Z0 = 50 W
VT = VCC - 2.0 V
V
EE
Figure 5. LVPECL in Interface
V
CC
Z0 = 50 W
50 W
HSTL
Driver
V
DDQ
50 W
Z0 = 50 W
V
CC
MC100LVEP111MC100LVEP111
CLKx
V
CC
V
CC
Z0 = 50 W
CLKx
50 W*
CLK
LVDS
Driver
V
EE
GNDGND
100 W
Z0 = 50 W
50 W*
CLK
Figure 6. LVDS in Interface
V
CC
MC100LVEP111
CLKx
CLK
V
CC
CML
Driver
Z0 = 50 W
V
CC
Z0 = 50 W
50 W
50 W
V
CC
MC100LVEP111
CLKx
CLK
V
EE
Figure 7. HSTL in Interface
Figure 9. Single-Ended Interface LVCMOS/LVTTL in Interface
V
EE
V
CC
LVCMOS
LVTTL
Single-Ended
Driver
V
EE
Z0 = 50 W
V
CC
GND
V
EE
Figure 8. Standard 50 W Load CML in Interface
V
CC
MC100LVEP111
CLKx
1k
CLK
1k
V
EE
V
EE
http://onsemi.com
8
MC100LVEP111
Zo = 50 W
Zo = 50 W
50 W50 W
V
VTT = VCC - 2.0 V
TT
Receiver
Device
Driver
Device
QD
QD
Figure 10. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D - Termination of ECL Logic Devices.)
ORDERING INFORMATION
DevicePackageShipping
MC100LVEP111FALQFP-32250 Units / Tray
MC100LVEP111FAGLQFP-32
(Pb-Free)
MC100LVEP111FAR2LQFP-322000 / Tape & Reel
MC100LVEP111FARGLQFP-32
(Pb-Free)
MC100LVEP111MNGQFN-32
(Pb-Free)
MC100LVEP111MNRGQFN-32
(Pb-Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
250 Units / Tray
2000 / Tape & Reel
74 Units / Rail
1000 / Tape & Reel
†
Resource Reference of Application Notes
AN1405/D- ECL Clock Distribution Techniques
AN1406/D- Designing with PECL (ECL at +5.0 V)
AN1503/D-
AN1504/D- Metastability and the ECLinPS Family
AN1568/D- Interfacing Between LVDS and ECL
AN1672/D- The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices
ECLinPSt I/O SPiCE Modeling Kit
http://onsemi.com
9
MC100LVEP111
PACKAGE DIMENSIONS
32 LEAD LQFP
CASE 873A-02
ISSUE C
SEATING
PLANE
9
-T-
B1
-AB-
-AC-
A
A1
32
1
4X
25
-U-
T-U0.20 (0.008)ZAB
P
-T-, -U-, -Z-
AE
VB
AE
DETAIL Y
8
9
-Z-
S1
V1
17
4X
T-U0.20 (0.008)ZAC
DETAIL Y
BASE
METAL
N
T-U
M
DF
S
_
M
8X
G
DETAIL AD
E
C
R
J
SECTION AE-AE
0.20 (0.008)ZAC
0.10 (0.004) AC
H
W
_
Q
K
X
DETAIL AD
NOTES:
1. DIMENSIONING AND TOLERANCING
PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION:
MILLIMETER.
3. DATUM PLANE -AB- IS LOCATED AT
BOTTOM OF LEAD AND IS COINCIDENT
WITH THE LEAD WHERE THE LEAD
EXITS THE PLASTIC BODY AT THE
BOTTOM OF THE PARTING LINE.
4. DATUMS -T-, -U-, AND -Z- TO BE
DETERMINED AT DATUM PLANE -AB-.
5. DIMENSIONS S AND V TO BE
DETERMINED AT SEATING PLANE -AC-.
6. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION. ALLOWABLE
PROTRUSION IS 0.250 (0.010) PER SIDE.
DIMENSIONS A AND B DO INCLUDE
MOLD MISMATCH AND ARE
DETERMINED AT DATUM PLANE -AB-.
7. DIMENSION D DOES NOT INCLUDE
DAMBAR PROTRUSION. DAMBAR
PROTRUSION SHALL NOT CAUSE THE
D DIMENSION TO EXCEED 0.520 (0.020).
8. MINIMUM SOLDER PLATE THICKNESS
SHALL BE 0.0076 (0.0003).
9. EXACT SHAPE OF EACH CORNER MAY
VARY FROM DEPICTION.
1. DIMENSIONS AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED
TERMINAL AND IS MEASURED BETWEEN
0.25 AND 0.30 MM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.
MILLIMETERS
DIM MIN NOM MAX
A 0.800 0.900 1.000
A1 0.000 0.025 0.050
A30.200 REF
b 0.180 0.250 0.300
D5.00 BSC
D2 2.950 3.100 3.250
E5.00 BSC
E2
2.950 3.100 3.250
A
SEATING
PLANE
e0.500 BSC
K 0.200------
L 0.300 0.400 0.500
C
SOLDERING FOOTPRINT*
5.30
3.20
32 X
0.63
3.20
5.30
BOTTOM VIEW
32 X
0.28
DIMENSIONS: MILLIMETERS
28 X
0.50 PITCH
*For additional information on our Pb-Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850
http://onsemi.com
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
MC100LVEP111/D
11
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.