The MC10/100EP05 is a 2−input differential AND/NAND gate.
The device is functionally equivalent to the EL05 and LVEL05
devices. With AC performance much faster than the LVEL05 device,
the EP05 is ideal for applications requiring the fastest
AC performance available.
The 100 Series contains temperature compensation.
• 220 ps Typical Propagation Delay
• Maximum Frequency > 3 GHz Typical
• PECL Mode Operating Range: V
with V
EE
= 0 V
• NECL Mode Operating Range: V
with VEE = −3.0 V to −5.5 V
• Open Input Default State
• Safety Clamp on Inputs
• Q Output Will Default LOW with Inputs Open or at V
• Pb−Free Package is Available
= 3.0 V to 5.5 V
CC
= 0 V
CC
EE
8
1
SOIC−8
D SUFFIX
CASE 751
8
1
TSSOP−8
DT SUFFIX
CASE 948R
http://onsemi.com
MARKING DIAGRAMS*
8
HEP05
ALYW
1
8
HP05
ALYW
1
8
KEP05
ALYW
1
8
KP05
ALYW
1
H = MC10
K = MC100
A = Assembly Location
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
L = Wafer Lot
Y = Year
W = Work Week
Semiconductor Components Industries, LLC, 2004
June, 2004 − Rev. 6
1Publication Order Number:
MC10EP05/D
MC10EP05, MC100EP05
1
D
0
D
2
0
3
1
45
D
1
Figure 1. 8−Lead Pinout (Top View) and Logic Diagram
Table 3. ATTRIBUTES
CharacteristicsValue
Internal Input Pulldown Resistor75 k
Internal Input Pullup Resistor37.5 k
ESD ProtectionHuman Body Model
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)Level 1
Flammability RatingOxygen Index: 28 to 34UL 94 V−0 @ 0.125 in
Transistor Count137
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, refer to Application Note AND8003/D.
8
V
CC
Q
7
6
QD
V
EE
Charged Device Model
Table 1. PIN DESCRIPTION
PIN
D0*, D1*, D0**, D1**
Q, Q
CC
V
EE
ECL Data Inputs
ECL Data Outputs
Positive SupplyV
Negative Supply
* Pins will default LOW when left open.
** Pins will default to V
CC
Table 2. TRUTH TABLE
D0D1D0D1QQ
LLHHLH
LHHLLH
HLLHLH
HHLLHL
Machine Model
> 4 kV
> 200 V
> 2 kV
FUNCTION
/2 when left open.
http://onsemi.com
2
MC10EP05, MC100EP05
Table 4. MAXIMUM RATINGS
SymbolParameterCondition 1Condition 2RatingUnit
V
CC
V
EE
V
I
I
out
T
A
T
stg
JA
JC
JA
JC
T
sol
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously . If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
PECL Mode Power SupplyVEE = 0 V6V
NECL Mode Power SupplyVCC = 0 V−6V
PECL Mode Input Voltage
NECL Mode Input Voltage
Output CurrentContinuous
VEE = 0 V
V
= 0 V
CC
Surge
VI V
VI V
CC
EE
6
−6
50
100
V
V
mA
mA
Operating Temperature Range−40 to +85°C
Storage Temperature Range−65 to +150°C
Thermal Resistance (Junction−to−Ambient)0 lfpm
500 lfpm
SOIC−8
SOIC−8
190
130
°C/W
°C/W
Thermal Resistance (Junction−to−Case)Standard BoardSOIC−841 to 44°C/W
Thermal Resistance (Junction−to−Ambient)0 lfpm
500 lfpm
TSSOP−8
TSSOP−8
185
140
°C/W
°C/W
Thermal Resistance (Junction−to−Case)Standard BoardTSSOP−841 to 44°C/W
Wave Solder<2 to 3 sec @ 248°C265°C
Power Supply Current202429202429202429mA
Output HIGH Voltage (Note 3)216522902415223023552480229024152540mV
Output LOW Voltage (Note 3)136514901615143015551680149016151740mV
Input HIGH Voltage (Single−Ended)209024152155248022152540mV
Input LOW Voltage (Single−Ended)136516901460175514901815mV
Input HIGH Voltage Common Mode
2.03.32.03.32.03.3V
Range (Differential Configuration)
(Note 4)
I
IH
I
IL
Input HIGH Current150150150A
Input LOW CurrentDD0.5
−150
0.5
−150
0.5
−150
A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
2. Input and output parameters vary 1:1 with V
3. All loading with 50 to V
4. V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +0.3 V to −2.2 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
Power Supply Current202429202429202429mA
Output HIGH Voltage (Note 6)386539904115393040554180399041154240mV
Output LOW Voltage (Note 6)306531903315313032553380319033153440mV
Input HIGH Voltage (Single−Ended)379041153855418039154240mV
Input LOW Voltage (Single−Ended)306533903130345531903515mV
Input HIGH Voltage Common Mode
2.05.02.05.02.05.0V
Range (Differential Configuration)
(Note 7)
I
IH
I
IL
Input HIGH Current150150150A
Input LOW CurrentDD0.5
−150
0.5
−150
0.5
−150
A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
5. Input and output parameters vary 1:1 with V
6. All loading with 50 to V
7. V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +2.0 V to −0.5 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
Power Supply Current202429202429202429mA
Output HIGH Voltage (Note 9)−1135 −1010−885−1070−945−820−1010−885−760mV
Output LOW Voltage (Note 9)−1935 −1810 −1685 −1870 −1745 −1620 −1810 −1685 −1560mV
Input HIGH Voltage (Single−Ended)−1210−885−1145−820−1085−760mV
Input LOW Voltage (Single−Ended)−1935−1610 −1870−1545 −1810−1485mV
Input HIGH Voltage Common Mode
VEE+2.00.0VEE+2.00.0VEE+2.00.0V
Range (Differential Configuration)
(Note 10)
I
IH
I
IL
Input HIGH Current150150150A
Input LOW CurrentDD0.5
−150
0.5
−150
0.5
−150
A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
8. Input and output parameters vary 1:1 with V
9. All loading with 50 to V
10.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
Power Supply Current152532172736192838mA
Output HIGH Voltage (Note 12)215522802405215522802405215522802405mV
Output LOW Voltage (Note 12)135514801605135514801605135514801605mV
Input HIGH Voltage (Single−Ended)207524202075242020752420mV
Input LOW Voltage (Single−Ended)135516751355167513551675mV
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 13)
2.03.32.03.32.03.3V
Input HIGH Current150150150A
Input LOW CurrentDD0.5
−150
0.5
−150
0.5
−150
A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
11.Input and output parameters vary 1:1 with V
12.All loading with 50 to V
13.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +0.3 V to −2.2 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
Power Supply Current152532172736192838mA
Output HIGH Voltage (Note 15)385539804105385539804105385539804105mV
Output LOW Voltage (Note 15)305531803305305531803305305531803305mV
Input HIGH Voltage (Single−Ended)377541203775412037754120mV
Input LOW Voltage (Single−Ended)305533753055337530553375mV
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 16)
2.05.02.05.02.05.0V
Input HIGH Current150150150A
Input LOW CurrentDD0.5
−150
0.5
−150
0.5
−150
A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
14.Input and output parameters vary 1:1 with V
15.All loading with 50 to V
16.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +2.0 V to −0.5 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
Power Supply Current152532172736192838mA
Output HIGH Voltage (Note 18)−1145 −1020−895−1145 −1020−895−1145 −1020−895mV
Output LOW Voltage (Note 18)−1945 −1820 −1695 −1945 −1820 −1695 −1945 −1820 −1695mV
Input HIGH Voltage (Single−Ended)−1225−880−1225−880−1225−880mV
Input LOW Voltage (Single−Ended)−1945−1625 −1945−1625 −1945−1625mV
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 19)
VEE+2.00.0VEE+2.00.0VEE+2.00.0V
Input HIGH Current150150150A
Input LOW CurrentDD0.5
−150
0.5
−150
0.5
−150
A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
17.Input and output parameters vary 1:1 with V
18.All loading with 50 to V
19.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
http://onsemi.com
6
MC10EP05, MC100EP05
Table 11. AC CHARACTERISTICSV
= 0 V; VEE = −3.0 V to −5.5 V or VCC = 3.0 V to 5.5 V; VEE = 0 V (Note 20)
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
20.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 to V
850
5 V
750
(mVpp)
650
3.3 V
550
OUTamplitude
V
450
350
(JITTER)
250
− 2.0 V.
CC
10
9
8
7
6
5
4
3
2
1
0
ps (RMS)
OUT
JITTER
1.01.52.02.53.0
FREQUENCY (GHz)
Figure 2. F
max
http://onsemi.com
/Jitter @ 25C
7
MC10EP05, MC100EP05
Zo = 50
Zo = 50
50 50
V
VTT = VCC − 2.0 V
TT
Receiver
Device
Driver
Device
QD
QD
Figure 3. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D − Termination of ECL Logic Devices.)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
98 Units / Rail
†
Resource Reference of Application Notes
AN1405/D− ECL Clock Distribution Techniques
AN1406/D− Designing with PECL (ECL at +5.0 V)
AN1503/D− ECLinPS I/O SPiCE Modeling Kit
AN1504/D− Metastability and the ECLinPS Family
AN1568/D− Interfacing Between LVDS and ECL
AN1642/D− The ECL Translator Guide
AND8001/D − Odd Number Counters Design
AND8002/D − Marking and Date Codes
AND8020/D − Termination of ECL Logic Devices
AND8066/D − Interfacing with ECLinPS
AND8090/D − AC Characteristics of ECL Devices
http://onsemi.com
8
−Y−
−Z−
MC10EP05, MC100EP05
PACKAGE DIMENSIONS
SOIC−8 NB
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751−07
Y
ISSUE AB
M
N
X 45
K
M
J
−X−
A
58
B
1
S
0.25 (0.010)
4
M
G
C
SEATING
PLANE
0.10 (0.004)
H
D
0.25 (0.010)Z
M
Y
SXS
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
ECLinPS is a trademark of Semiconductor Components INdustries, LLC (SCILLC).
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer
purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051