ON Semiconductor LV8314C User Manual
BLDC Motor Driver,
f
2
Single-Phase, 12 V
Advance Information
LV8314C
INTRODUCTION
Overview
The LV8314C is the driver for 12 V single phase BLDC motor. Its
target output duty−cycle can be set by input PWM duty−cycle. The
output duty−cycle curve setting can be stored to the internal
nonvolatile memory (NVM). In addition, lead−angle can also be
adjusted by the configuration saved in the internal NVM. The internal
NVM can be programmed by a dedicated GUI. Thus, it can drive
various kinds of motors at high efficiency and low noise.
Features
• Selectable Soft Start or Direct Output PWM Duty Control in Start−up
• Single−phase Full Wave Driver with Open-loop Output Duty Control
• Embedded Power FETs, Iomax [peak] = 1.0 A
• PWM Duty−cycle Input (7 kHz to 40 kHz)
• PWM Soft Switching Phase Transition
• Soft Switching Width Adjustment (Rise and Fall Individually)
• Soft PWM Duty−cycle Transitions (Changing the Target Output
Duty−cycle Gradually)
• Built−in Current Limit Function and Over Current Protection
Function
• Built In Thermal Protection Function
• Built−in Locked Rotor Protection and Automatic Recovery Function
• FG Signal Output Frequency Selectable (1 Time, 2 Times or
0.5 Times Hall Input Frequency)
• RD Signal Polarity Selectable
• FG or RD Signal Output Selectable
• Dynamic Lead Angle Adjustment with Respect to Rotation Speed
• Parameter Setting by SPI Communication
• Embedded EEPROM as NVM
• Parameter Setting to the NVM
• These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
Typical Applications
• Circulation Fan in Refrigerator
www.onsemi.com
14
1
TSSOP−14 WB
CASE 948G
MARKING DIAGRAM
14
LV83
14C
ALYW
1
LV8314C = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
PIN ASSIGNMENT
1
OUT1
2
PVCC
3
VCC
4
REG
5
VDD
6
IN1
7
IN2 FG
14
RF
13
TSL2
12
OUT
11
GND
10
TSL
9
PWM
8
This document contains information on a new product. Specifications and information
herein are subject to change without notice.
© Semiconductor Components Industries, LLC, 2020
January , 2021 − Rev. P5
1 Publication Order Number:
(Top view)
ORDERING INFORMATION
See detailed ordering and shipping information on page 26 o
this data sheet.
LV8314C/D
Application Diagram
Table 1. EXTERNAL COMPONENT VALUE
Device
Qty
Description
Value
Tol
Footprint
Manufacture
Manufacture
D1
1
Anti−reverse connection diode
−
−
D2
1
Anti−abnormal boost Zener diode
−
−
C1
1
VCC bypass capacitor
10 mF / 50 V
10%
C2
1
REG bypass capacitor
1 mF / 25 V
10%
C3
1
Filter of system noise
0.1 mF / 16 V
10%
R1
1
Current limiter resistor for Hall
2 kW/ 1/4 W
5%
R2
1
FG pull−up resistor
10 kW/ 1/4 W
5%
R3
1
Sense resistor for CLM/OCP
200 mW/ ⅛ W
1%
T1
1
Hall element
−
−
Figure 1 shows the application diagram.
Power supply
voltage
D1
D2
( )
R1
T1
C1
C2
( )
C3
OUT1
PVCC
VCC
REG
VDD
IN1
IN2
1
2
3
4
5
6
7
Boot
strap
5 V
Regulator
UVLO
TSD
Hall
Comparator
LV8314C
M
Pre−Driver
Drive Control Logic
OSC
Current
limiter
RF
14
TSL2
13
OUT2
12
GND
11
TSL
10
PWM
9
FG
8
R3
Control (PWM) signal
Pull−up
R2
Rotation signal
Figure 1. Application diagram
The power supplies of the IC need to be decoupled
properly. This means that at least one external capacitor C1
must be connected in between GND and VCC, and one
external capacitor C2 between REG, VDD and GND.
External Components
Table 1 shows the external component list for the
application diagram.
Part Number
www.onsemi.com
2
LV8314C
Table 2. TRUTH TABLE
IN1
IN2
Inner PWM State*
OUT1
OUT2
FG
Operation State
On
L
H
Drive mode
Off
LLRegeneration mode
On
H
LLDrive mode
Off
LLRegeneration mode
VCC and GND (VCC, GND)
The power supplies of the IC need to be decoupled
properly. The following three capacitors must be connected.
• Between VCC (pin 3) and ground as C1 in the application
diagram
• Between REG (VDD) and ground as C2
The Zener diode (D2) in Figure 1 is mandatory to prevent
the IC break down in case the supply voltage exceeds the
absolute maximum ratings due to the flyback voltage.
Hall−Sensor Input Pins (IN1, IN2)
Differential output signals of the hall sensor are connected
at IN1 and IN2. It is recommended that the capacitor (C3) is
connected between both pins to filter system noise. The
value of C3 should be selected properly depending on the
system noise. When a Hall IC is used, the output of the Hall
IC must be connected to the IN1 pin and the IN2 pin must be
kept in the middle level of the Hall IC power supply voltage
which should be corresponded to recommended operating
range.
L H
Command Input Pin (PWM)
This pin reads the duty−cycle of the PWM pulse which
controls rotational speed. The PWM input signal level is
supported from 2.8 V to 5.5 V. Linear voltage control is not
supported. The minimum pulse width is 200 ns.
Current Limiter Resistor for Hall (R1)
Hall output amplitude can be adjusted by R1.
The amplitude is proportional to Hall bias level VH for
particular magnetic flux density. VH is determined by the
following equation.
VH + VREG
ǒ
Rh ) R1
Ǔ
(eq. 1)
Rh
Where
VREG: REG pin voltage (5 V)
Rh: Hall resistance
However, it should be considered with Hall sensor
specification and Hall bias current. The bias current should
be set under 10 mA which is REG pin max current.
Hi−Z
H L
*Inner PWM state means the OUTPUT active period decided by inner control logic. Don’t match with PWM−pin input signal.
*Condition: Register “DRVMODE [1:0]” = 01
www.onsemi.com
3
LV8314C
Table 3. ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Conditions
Ratings
Unit
Maximum supply voltage
VCC
VCC pin
20
V
Maximum output voltage
V
OUT1/OUT2 pin
20
V
Maximum output current (Note 1)
I
OUT1/OUT2 pin
1.0
A
REG pin maximum output current
I
REG pin
10
mA
IN1/IN2 pin maximum input voltage
V
IN1/IN2 pin
5.5
V
PWM pin maximum input voltage
V
PWM pin
5.5
V
FG pin withstanding voltage
V
FG pin
20
V
FG pin maximum current
I
FG pin
7.5
mA
Allowable power dissipation (Note 2)
Pd
0.6
W
Operating temperature
TOP−40 to 105
C
Storage temperature
T
−55 to 150
C
Maximum junction temperature
Tj
150
C
Moisture Sensitivity Level (MSL) (Note 3)
MSL
1
Lead temperature soldering Pb−free versions (30 seconds or less)
T
255
C
ESD Human body Model: HBM (Note 5)
ESD
2500
V
Table 4. THERMAL CHARACTERISTICS
Parameter
Symbol
Value
Unit
Thermal Resistance, Junction−to−Ambient
R
193
C/W
Thermal Resistance, Junction−to−Case (Top)
R
11.6
C/W
SPECIFICATIONS
MAX
OUTMAX
OUTMAX
REGMAX
INMAX
PWMMAX
FGMAX
FGMAX
MAX
STG
MAX
°
°
°
(Note 4)
SLD
HBM
±
°
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. I
2. Specified circuit board: TBD
is the peak value of the motor supply current.
OUTMAX
3. Moisture Sensitivity Level (MSL): IPC/JEDEC standard: J−STD−020A
4. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D
http://www.onsemi.com/pub_link/Collateral/SOLDERRM−D.PDF
5. ESD Human Body Model is based on JEDEC standard: JESD22−A114
q
JA
Y
JT
°
°
Figure 2. Power Dissipation vs. Ambient Temperature Characteristics
www.onsemi.com
4
LV8314C
Table 5. RECOMMENDED OPERATING RANGES
Parameter
Symbol
Conditions
Value
Unit
VCC supply voltage
VCC
VCC pin
12
V
VCC operating supply voltage range1 (Note 6)
VCC
VCC pin
3.9 to 5.2
V
VCC operating supply voltage range2
VCC
VCC pin
5.2 to16
V
PWM input frequency range
F
PWM pin
7 to 40
kHz
PWM minimum input low/high pulse width
TW
PWM pin
200
ns
IN1 input voltage range
V
IN1 pin
0 to VDD
V
IN2 input voltage range
V
IN2 pin
0.3 to VDD * 0.6
V
Minimum RF resistor value
R_RFmin
0.20
TYP
OP1
OP2
PWM
PWM
IN1
IN2
W
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond
the Recommended Operating Ranges limits may affect device reliability.
6. When the VCC voltage is below 5.2 V, there are possibility to change the electric characteristics due to low VCC. However a motor keeps
rotation until to 3.9 V, normally.
www.onsemi.com
5
Electrical Characteristics
Table 6. ELECTRICAL CHARACTERISTICS (TA = 25
C, VCCOP = 12 V unless otherwise noted)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Circuit current
ICC−3.35mA
OUT1/OUT2 High−side on−resistance
R
= 0.3 A
−
0.4
0.8
OUT1/OUT2 Low−side on−resistance
R
IO = 0.3 A
−
0.4
0.8
OUT1/OUT2 PWM output frequency
f
−48−
kHz
PWM pin low level input voltage
V
−−0.7
V
PWM pin high level input voltage
V
2.8−−
V
PWM input resolution
−8−
Bit
PWM input bias current
I
VDD = 5.5 V, PWM = 0 V
142843
A
FG pin on−resistance
V
IFG = 5 mA
−−60
FG pin leak current
I
VCC = 16 V, VFG = 16 V
−−1
A
REG pin output voltage
V
4.7
5.0
5.3
V
REG pin output voltage load regulation
V
I
= −10 mA
−−50
mV
Lock−detection time1 (Note 7)
T
Under rotation
0.27
0.3
0.33
s
Lock−detection time2 (Note 8)
T
Start−up/Restart, LOCK_DET = 0
0.63
0.7
0.77
s
Lock−Stop release time1 from 1st to 4th off time
T
3.1
3.5
3.9
s
Lock−Restart on time (Note 8)
T
LOCK_DET = 0
0.63
0.7
0.77
s
Lock−Restart time ratio1 (Note 7)
R
(T
LOCK_DET = 0)
−5−
−
Lock−Stop release time2 as from 5th off time
T
12.51415.5
s
Lock−Restart time ratio2 as from 5th off time
R
(T
LOCK_DET = 0)
−20−
Thermal shutdown protection detection
T
150
180
−°C
Thermal shutdown protection detection
T
−40−°C
Over current detection voltage
I
135
150
165
mV
Current limiter1
I
CL_LVL = 1
657585
mV
Current limiter2
I
CL_LVL = 0
90
100
110
mV
Hall input bias current
I
IN1, IN2 = 0 V
−−1
A
Hall input sensitivity
V
40−−
mV
UVLO detection voltage
V
3.2
3.4
3.6
V
UVLO hysteresis voltage
V
0.1
0.2
0.4
V
LV8314C
°
(Note 8)
(Note 9)
(Note 9)
OH−ONIO
OL−ON
PWMO
PWML
PWMH
D
PWM
pwmin
FGL
FGLK
REG
D
REGLD
LD1
LD2
LRoff1
LRon
LR1
LRoff2
LR2
REG
LRoff1/TLRon,
LRoff2/TLRon,
W
W
m
W
m
D
OVC
D
uvdet
D
TSD
TSD
CL1
CL2
hin
m
hin
uv
temperature
hysteresis
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
7. When a motor rotates with below 50 rpm (phase change period over 0.3 s), lock protection will works. See Figure 20 for the detail.
8. When a motor can’t rotate for the time which is set by the register named LOCK_DET after start−up, lock protection will work. See Figure 21
for the detail.
9. When the locked rotor state continues for long time, lock stop period changes as from 5th off time. See Figure 21 for the detail.
www.onsemi.com
6
Block Diagram
Figure 3 shows the functional block diagram of LV8314C.
OUT1
1
LV8314C
RF
14
PVCC
VCC
REG
VDD
IN1
IN2
2
3
Boot
strap
4
5 V
Regulator
5
6
7
UVLO
TSD
Hall
Comparator
NVM
Pre−Driver
Drive Control Logic
OSC
Current
limiter
Duty
Cycle
Counter
TSL2
13
OUT2
12
GND
11
TSL
10
PWM
9
FG
8
Figure 3. Block Diagram
www.onsemi.com
7
Pin Description
Table 7. PIN LIST AND FUNCTION
Pin No.
Pin Name
Description
1
OUT1
Motor drive output pin. This pin is connected to the built−in power MOSFET
2
PVCC
Power supply pin for built−in power MOSFET
3
VCC
Power supply for internal circuit, ex. Pre−driver, charge−pump
4
REG
5.0 V regulator output. This voltage acts as a power source for oscillator, protection circuits, and so on.
5
VDD
Power supply pin for both digital and analog circuits. This pin must be connected to REG pin
6
IN1
7
IN2
8FGThe FG (frequency generator) output controls the motor electrical rotational speed (FG output
9
PWM
Rotational control signal input pin. The rotational speed is controlled by duty−cycle of the pulse and is
10
TSL
Test mode pin. This pin connect to GND typically
11
SGND
Internal circuit ground pin When short to GND, FG pin is serial in/out. When short to REG, PWM pin is
12
OUT2
Motor drive output pin. This pin is connected to the built−in power MOSFET
13
TSL2
Test mode pin. This pin connect to GND typically
14
RF
Sense resistor voltage input for current limit/over current protection
Table 7 shows the pin list and their functions.
The maximum load current of REG is 10 mA. Be sure not to exceed this maximum current
Hall sensor input pin. The differential outputs of the hall sensor need to be connected to IN1 and IN2 each.
synchronizes with the Hall sensor signal). The FG pin is an open drain output. Recommended pull up
resistor is 1 kW to 100 kW. Leave the pin open when not in use. FG pin can be selected from 2 times, 0.5
times FG and RD. switching by bit setting of Reg. 0x0027 “TACHSEL”
proportional to the duty−cycle ratio.
LV8314C
serial in and FG pin is for serial out
NOTE: Characteristic values comply with the conditions in Table 6. “ELECTRICAL CHARACTERISTICS”.
www.onsemi.com
8
Simplified Equivalent Circuits
Table 8. PIN EQUIVALENT CIRCUIT
OUT1, OUT2
PVCC, VCC/SGND
(OUT +4.5 V)
PVCC
REG
VDD
VCC
IN1
IN2
VDD
FG
PWM
VCC
Table 6 shows the pin information. The pull−up/down
resistor and diode path are included.
PVCC
LV8314C
VCC
VDD
SGND
IN1
REG
OUT1
OUT2
RF
SGND
SGND
RF
VDD
SGND
VDD
IN2
SGND
VDD
SGND
FG
SGND
VDD
Low
200 kW
PWM
SGND
www.onsemi.com
9
Loading...