ON NCP1200D100R2G, NCP1200D40R2G, NCP1200D60R2G, NCP1200P100G, NCP1200P40G, NCP1200P60G Schematic [ru]
NCP1200
PWM Current-Mode
Controller for Low-Power
Universal Off-Line Supplies
Housed in SOIC−8 or PDIP−8 package, the NCP1200 represents a
major leap toward ultra−compact Switchmode Power Supplies. Due to
a novel concept, the circuit allows the implementation of a complete
offline battery charger or a standby SMPS with few external
components. Furthermore, an integrated output short−circuit
protection lets the designer build an extremely low−cost AC−DC wall
adapter associated with a simplified feedback scheme.
With an internal structure operating at a fixed 40 kHz, 60 kHz or
100 kHz, the controller drives low gate−charge switching devices like
an IGBT or a MOSFET thus requiring a very small operating power.
Due to current−mode control, the NCP1200 drastically simplifies the
design of reliable and cheap offline converters with extremely low
acoustic generation and inherent pulse−by−pulse control.
When the current setpoint falls below a given value, e.g. the output
power demand diminishes, the IC automatically enters the skip cycle
mode and provides excellent efficiency at light loads. Because this
occurs at low peak current, no acoustic noise takes place.
Finally, the IC is self−supplied from the DC rail, eliminating the
need of an auxiliary winding. This feature ensures operation in
presence of low output voltage or shorts.
Features
• No Auxiliary Winding Operation
• Internal Output Short−Circuit Protection
• Extremely Low No−Load Standby Power
• Current−Mode with Skip−Cycle Capability
• Internal Leading Edge Blanking
• 250 mA Peak Current Source/Sink Capability
• Internally Fixed Frequency at 40 kHz, 60 kHz and 100 kHz
• Direct Optocoupler Connection
• Built−in Frequency Jittering for Lower EMI
• SPICE Models Available for TRANsient and AC Analysis
• Internal Temperature Shutdown
• These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
http://onsemi.com
SOIC−8
8
8
1
xxx= Device Code: 40, 60 or 100
y= Device Code:
A= Assembly Location
L= Wafer Lot
Y, YY= Year
W, WW = Work Week
G, G= Pb−Free Package
D SUFFIX
CASE 751
1
PDIP−8
P SUFFIX
CASE 626
4 for 40
6 for 60
1 for 100
PIN CONNECTIONS
Adj
18
FB
2
3
CS
GND
4
(Top View)
MARKING
DIAGRAMS
8
200Dy
ALYW
G
1
8
1200Pxxx
YYWWG
1
HV
7
NC
V
6
CC
5
Drv
AWL
Typical Applications
• AC−DC Adapters
• Offline Battery Chargers
• Auxiliary/Ancillary Power Supplies (USB, Appliances, TVs, etc.)
See detailed ordering and shipping information in the package
dimensions section on page 14 of this data sheet.
NCP1200/D
NCP1200
C3
10 mF
400 V
EMI
Filter
Universal Input
*Please refer to the application information section
+
PIN FUNCTION DESCRIPTION
Pin No.
1
2
3
4
5
6
7
8
Pin Name
Adj
FB
CS
GND
Drv
V
CC
NC
HV
Function
Adjust the Skipping Peak Current
Sets the Peak Current Setpoint
Current Sense Input
The IC Ground
Driving Pulses
Supplies the IC
No Connection
Generates the VCC from the Line
*
HV
V
Drv
NC
CC
C5
10 mF
8
7
6
5
+
R
sense
1
Adj
2
FB
3
CS
GND
4
Figure 1. Typical Application
This pin lets you adjust the level at which the cycle skipping process takes
place.
By connecting an Optocoupler to this pin, the peak current setpoint is adjusted accordingly to the output power demand.
This pin senses the primary current and routes it to the internal comparator
via an L.E.B.
The driver’s output to an external MOSFET.
This pin is connected to an external bulk capacitor of typically 10 mF.
This un−connected pin ensures adequate creepage distance.
Connected to the high−voltage rail, this pin injects a constant current into
the V
bulk capacitor.
CC
1N5819
M1
MTD1N60E
Description
D2
+
Rf
470
D8
5 V1
C2
470 mF/10 V
6.5 V @ 600 mA
http://onsemi.com
2
NCP1200
Adj
FB
Current
Sense
Ground
1
HV Current
8
HV
Source
75.5 k
1.4 V
2
Skip Cycle
Comparator
+
-
Internal
V
CC
UVLO
High and Low
Internal Regulator
7
NC
29 k
Q Flip−Flop
Set
3
250 ns
L.E.B.
40, 60 or
100 kHz
Clock
4
+
V
ref
-
5.2 V
60 k8 k
20 k
+
-
1 V
DCmax = 80%
Reset
Q
6
V
CC
5
Drv
±250 mA
Overload?
Fault Duration
Figure 2. Internal Circuit Architecture
MAXIMUM RATINGS
Rating
Power Supply Voltage
Thermal Resistance Junction−to−Air, PDIP−8 version
Thermal Resistance Junction−to−Air, SOIC version
Thermal Resistance Junction−to−Case
Maximum Junction Temperature
Typical Temperature Shutdown
Storage Temperature Range
ESD Capability, HBM Model (All Pins except VCC and HV)
ESD Capability, Machine Model
Maximum Voltage on Pin 8 (HV), pin 6 (VCC) Grounded
Maximum Voltage on Pin 8 (HV), Pin 6 (VCC) Decoupled to Ground with 10 mF
Minimum Operating Voltage on Pin 8 (HV)
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
Symbol
V
CC
R
q
JA
R
q
JA
R
q
JC
T
Jmax
−
T
stg
−
−
−
−
−
Value
16
100
178
57
150
140
−60 to +150
2.0
200
450
500
30
Units
V
°C/W
°C
°C
kV
V
V
V
V
http://onsemi.com
3
NCP1200
ELECTRICAL CHARACTERISTICS (For typical values T
V
= 11 V unless otherwise noted)
CC
Rating
= +25°C, for min/max values TJ = −25°C to +125°C, Max TJ = 150°C,
J
PinSymbolMinTypMaxUnit
DYNAMIC SELF−SUPPLY (All Frequency Versions, Otherwise Noted)
V
Increasing Level at Which the Current Source Turns−off6V
CC
VCC Decreasing Level at Which the Current Source Turns−on6V
VCC Decreasing Level at Which the Latchoff Phase Ends6V
Internal IC Consumption, No Output Load on Pin 56I
CCOFF
CCON
CClatch
CC1
10.311.412.5V
8.89.811V
−6.3−V
−710880
Note 1
Internal IC Consumption, 1 nF Output Load on Pin 5, FSW = 40 kHz6I
CC2
−1.21.4
Note 2
Internal IC Consumption, 1 nF Output Load on Pin 5, FSW = 60 kHz6I
CC2
−1.41.6
Note 2
Internal IC Consumption, 1 nF Output Load on Pin 5, FSW = 100 kHz6I
CC2
−1.92.2
Note 2
Internal IC Consumption, Latchoff Phase6I
CC3
−350−
INTERNAL CURRENT SOURCE
High−voltage Current Source, V
High−voltage Current Source, VCC = 0 V8I
= 10 V8I
CC
C1
C2
2.84.0−mA
−4.9−mA
DRIVE OUTPUT
Output Voltage Rise−time @ CL = 1 nF, 10−90% of Output Signal
Output Voltage Fall−time @ CL = 1 nF, 10−90% of Output Signal5T
Source Resistance (drive = 0, Vgate = V
− 1 V)5R
CCHMAX
Sink Resistance (drive = 11 V, Vgate = 1 V)5R
5T
OH
OL
r
f
−67−ns
−28−ns
274061
51225
CURRENT COMPARATOR (Pin 5 Un−loaded)
Input Bias Current @ 1 V Input Level on Pin 3
Maximum internal Current Setpoint3I
Default Internal Current Setpoint for Skip Cycle Operation3I
Propagation Delay from Current Detection to Gate OFF State3T